A high speed CMOS/SOS implementation of a bit level systolic correlator

The fabrication and performance of the first bit level systolic correlator array is described. The CMOS/SOS chip operates at 35 MHz, is fully cascadable and exhibits 64 stage correlation for 1 bit reference and 4 bit data.