Design model for bulk CMOS scaling enabling accurate latch-up prediction

An a priori model for CMOS design including latch-up prediction is presented. It is based on rigorous numerical 2-D simulations as well as on experimental data and gives accurate bulk-CMOS-scaling rules.