Low voltage and low power aspects of data converter design

Low voltage design is becoming an important issue for analogue circuits expected to operate at around 1 V supply voltage in sub-100 nm CMOS technologies. This contribution discusses the impact of low voltage on circuit architecture, opamp configuration to maintain speed and DC gain, common-mode feedback and its stability, switching speed, as well as trends in achievable signal to noise ratio and speed for a given power consumption.