Regressive testing for system-on-chip with unknown-good-yield

This paper presents a testing method for electronic devices with no a-priori yield information. This problem is referred to as the unknown-good-yield (UKGY) problem. The UKGY problem of systems-on-chip (SoC) is discussed in this paper as SoCs are in general built with embedded intellectual property (IP) cores, each of which is procured from IP providers with no information on known-good-yield (KGY). In general, partial testing is a practical choice for assuring the yield of the product under the stringent time-to-market requirement in today's high density/complexity electronic devices such as SoCs built with deep submicron or nano technology. Therefore, an efficient and effective sampling technique is a key to the success of high confidence testing. An experimental characterization-based testing (referred to as ET) method for SoC has been proposed prior to this work, in which a stratified sampling method was employed based on environmental-based characterization and an experimental design technique to enhance the confidence level of the estimation of yield. The proposed testing method, referred to as regressive testing (RegT), in this paper exploits another method by using parameters (referred to as assistant variables (AV)) free from UKGY that determines the criteria to sample and test SoCs, and employs the regression analysis method to evaluate the yield with regard to confidence interval. A numerical simulation is conducted to demonstrate the efficiency and effectiveness of the proposed RegT in comparison with generic random testing method.