A CMOS time to digital converter VLSI for high-energy physics

A Time to Digital Converter VLSI chip for high-energy physics experiment is developed. A low-power and high-density characteristics of the chip are attained by using submicron CMOS process and a new circuit technique which use memory cells and gate delay. In order to achieve excellent stability of time measurement, an internal feed-back circuit is also introduced.