I. Introduction
The use of advanced CMOS technologies makes the traditional PLL design more challenging because of the increased on-chip variability of the loop parameters and the limited scalability of the analog loop filter. For those reasons, the digital implementation of the PLL is considered a viable solution to realize a robust clock generation system [1].