

Proceedings

14th IEEE Symposium on Computer Arithmetic

April 14 – 16, 1999


Adelaide, Australia

Edited by

Israel Koren and Peter Kornerup

Sponsored by

IEEE Computer Society Technical Committee on VLSI



Los Alamitos, California

Washington



Brussels



Tokyo

Copyright © 1999 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number PR00116
ISBN 0-7695-0116-8
ISBN 0-7695-0118-4 (microfiche)
IEEE Order Plan Catalog Number 99CB36336
ISSN 1063-6889

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1-714-821-8380
Fax: + 1-714-821-4641
E-mail: cs.books@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1-732-981-1393
Fax: + 1-732-981-9667
mis.custserv@computer.org

IEEE Computer Society
Ooshima Building
1-4-2 Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81-3-3408-3118
Fax: + 81-3-3408-3553
Tokyo.ofc@computer.org

Editorial production by Regina Spencer Sipple and Frances M. Titsworth

Cover art design by Joseph Daigle/Studio Productions

Printed in the United States of America by The Printing House



Table of Contents

14th Symposium on Computer Arithmetic

Foreword	viii
Symposium Committee	ix
Program Committee	x
List of Reviewers	xi

Invited Talk

Chair: Israel Koren

Computer Arithmetic — A Programmer's Perspective	2
<i>Richard P. Brent, Oxford University</i>	

Processor Enhancements

Chair: Peter Kornerup

New Algorithms for Improved Transcendental Functions on IA-64	4
<i>S. Story and P.T.P. Tang</i>	
A Low-Power, High-Speed Implementation of a PowerPC™ Microprocessor	
Vector Extension	12
<i>M.S. Schmookler, M. Putrino, A. Mather, J. Tyler, H.V. Nguyen, C. Roth, M. Sharma, M.N. Pham, and J. Lent</i>	

Addition

Chair: Neil Weste

Intermediate Variable Encodings that Enable Multiplexor-Based	
Implementations of Two Operand Addition.....	22
<i>D.S. Phatak and I. Koren</i>	
A Family of Adders	30
<i>S. Knowles</i>	
Reduced Latency IEEE Floating-Point Standard Adder Architectures	35
<i>A. Beaumont-Smith, N. Burgess, S. Lefrere, and C.C. Lim</i>	

Division

Chair: Renato Stefanelli

On the Design of High-Radix On-Line Division for Long Precision.....	44
<i>A.F. Tenca and M.D. Ercegovac</i>	
Boosting Very-High Radix Division with Prescaling and Selection by	
Rounding.....	52
<i>P. Montuschi and T. Lang</i>	
Low-Power Division: Comparison among Implementations of	
Radix 4, 8 and 16.....	60
<i>A. Nannarelli and T. Lang</i>	

Cryptography and Graphics*Chair: Milos Ercegovac*

Montgomery Modular Exponentiation on Reconfigurable Hardware	70
<i>T. Blum and C. Paar</i>	
Moduli for Testing Implementations of the RSA Cryptosystem	78
<i>C.D. Walter</i>	
Digit-Recurrence Algorithm for Computing Euclidean Norm of a 3-D Vector	86
<i>N. Takagi and S. Kuwahara</i>	

Divide and Square Root*Chair: Atsuki Inoue*

Correctness Proofs Outline for Newton-Raphson Based Floating-Point Divide and Square Root Algorithms	96
<i>M.A. Cornea-Hasegan, R.A. Golliver, and P. Markstein</i>	
Floating Point Division and Square Root Algorithms and Implementation in the AMD-K7™ Microprocessor	106
<i>S.F. Oberman</i>	
Series Approximation Methods for Divide and Square Root in the Power3™ Processor	116
<i>R.C. Agarwal, F.G. Gustavson, and M.S. Schmookler</i>	
High-Speed Inverse Square Roots	124
<i>M.J. Schulte and K.E. Wires</i>	

Number Systems*Chair: Colin Walter*

Arithmetic with Signed Analog Digits.....	134
<i>A. Saed, M. Ahmadi, and G.A. Jullien</i>	
A 32-Bit Logarithmic Arithmetic Unit and Its Performance Compared to Floating-Point	142
<i>J.N. Coleman and E.I. Chester</i>	
Necessary and Sufficient Conditions for Parallel, Constant Time Conversion and Addition	152
<i>P. Kornerup</i>	

Residue Number Systems*Chair: Graham Jullien*

Efficient VLSI Implementation of Modulo ($2^n \pm 1$) Addition and Multiplication	158
<i>R. Zimmermann</i>	
A Reverse Converter for the 4-Moduli Superset { $2^n - 1$, 2^n , $2^n + 1$, $2^{n+1} + 1$ }	168
<i>M. Bhardwaj, T. Srikanthan, and C.T. Clarke</i>	
VLSI Costs of Arithmetic Parallelism: A Residue Reverse Conversion Perspective	176
<i>M. Bhardwaj, T. Srikanthan, and C.T. Clarke</i>	

CORDIC Algorithms*Chair: Jeong Lee*

Interval Sine and Cosine Functions Computation Based on Variable-Precision CORDIC Algorithm.....	186
<i>J. Hormigo, J. Villalba, and E.L. Zapata</i>	
Complex Logarithmic Number System Arithmetic Using High-Radix Redundant CORDIC Algorithms	194
<i>D. Lewis</i>	
Very-High Radix CORDIC Vectoring with Scalings and Selection by Rounding.....	204
<i>E. Antelo, T. Lang, and J.D. Bruguera</i>	

Multiplication and Rounding*Chair: William McAllister*

Area \times Delay ($A \cdot T$) Efficient Multipliers Based on an Intermediate Hybrid Signed-Digit (HSD-1) Representation	216
<i>J.-J.J. Lue and D.S. Phatak</i>	
A Comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication	225
<i>G. Even and P.-M. Seidel</i>	
On Infinitely Precise Rounding for Division, Square Root, Reciprocal and Square Root Reciprocal.....	233
<i>C. Jordache and D.W. Matula</i>	
Number-Theoretic Test Generation for Directed Rounding	241
<i>M. Parks</i>	

Floating Point*Chair: Stuart F. Oberman*

Multiplications of Floating Point Expansions	250
<i>M. Daumas</i>	
The S/390 G5 Floating Point Unit Supporting Hex and Binary Architectures.....	258
<i>E.M. Schwarz, R.M. Smith, and C.A. Krygowski</i>	
Floating-Point Unit in Standard Cell Design with 116 bit Wide Dataflow.....	266
<i>G. Gerwig and M. Kroener</i>	
Author Index.....	274