Abstracts

Control-Based Life-Cycle Forecasting

Ricki G. Ingalls and Bobbie L. Foote

Abstract—In this paper, the authors lay out a process for effective monitoring and control of a life cycle forecast. This algorithm and forecasting technique is based on the idea that a forecast should not be changed unless it is shown to be an invalid forecast using standard statistical means. The approach is a control-based approach that serves to greatly reduce the amount of forecasting that must be performed and it does not harm the accuracy of the overall forecast. This work builds on earlier work by Foote [] in the area of aircraft spare parts. At Compaq Computer Corporation, the amount of forecasting was cut by over 50% where this algorithm was implemented.

Manuscript received December 1, 2002; revised March 21, 2003.

R. G. Ingalls is with the School of Industrial Engineering and Management, Oklahoma State University, Stillwater, OK 74078 USA.

B. L. Foote is with the School of Industrial Engineering, University of Oklahoma, Norman, OK 73019 USA.

Digital Object Identifier 10.1109/TEPM.2003.814642

Optimizing the Operation Sequence of a Chip Placement Machine Using TSP Model

Ratnesh Kumar and Zhonghui Luo

Abstract—Surface mount component placement machines are being widely used in electronic manufacturing industry for automated placement of components on printed wire boards (PWBs). Their performance is determined by their board assembly time. Factors that determine this include the machine's architecture and placement sequence algorithm, and component locations on the board. For a given machine and a board, the assembly time can be improved by optimizing the placement sequence algorithm.

This paper presents a formulation and solution of the assembly time optimization problem for the FUJI FCP-IV component placement machine. The formulation gives a mathematical description of the assembly time that can be optimized as an integer programming problem. A near-optimal solution that can be obtained in a computationally efficient manner has been obtained by relaxing the problem to an instance of traveling salesman problem (TSP). Simulation has been conducted on some actual boards and the results have been compared with those obtained by the actual runs at Lexmark, Inc., Lexington, KY. This shows that significant reduction in component placement time can be achieved by the proposed optimization algorithm.

Manuscript received November 29, 2002; revised March 1, 2002. This work was supported in part by the Center for Robotics and Manufacturing Systems, University of Kentucky, and the National Science Foundation under Grants NSF-ECS-9409712, NSF-ECS-9709796, NSF-ECS-0099851, and NSF-ECS-0218 207, a DoD-EPSCoR Grant through the Office of Naval Research under N000140110621, and a KYDEPSCoR Grant.

R. Kumar is with the Department of Electrical and Computer Engineering, Iowa State University, Ames, IA 50011-3060 USA.

Z. Luo is with the Department of Electrical and Computer Engineering, University of Kentucy, Lexington, KY 40506-0046 USA.

Digital Object Identifier 10.1109/TEPM.2003.814641

An Approach for Grouping Circuit Cards Into Families to Minimize Assembly Time on a Placement Machine

Kimberly P. Ellis, Leon F. McGinnis, and Jane C. Ammons

Abstract—This paper addresses a difficult problem that often arises in printed circuit card assembly systems: how should circuit cards be grouped into families to decrease total assembly time? Traditional approaches to this problem focus on setup time, without considering the possible impacts on processing time. A new approach for selecting card families to be processed on an assembly machine is developed through the joint consideration of setup time and processing time. The overall approach for addressing the card grouping problem involves capturing the lower level machine configuration decisions through an empirical estimator function and incorporating this function with the higher level card grouping problem. The card grouping problem is solved using a branch-and-bound algorithm supplemented by techniques to improve the solution time. An industrial case study is conducted for a turret style placement machine, a Panasonic MV150 machine. The results demonstrate the positive impact of including the lower level decisions on the total assembly time and system throughput for certain types of assembly machines. In addition, this research provides insight on other process planning problems, such as line assignment and card sequencing, by demonstrating the importance of incorporating the related lower level decision problems.

Manuscript received November 1, 2002; revised January 14, 2003. This work was supported by the Grado Department of Industrial and Systems Engineering, Virginia Polytechnic Institute and State University and NSF Grant DMI-0 115 469, the National Science Foundation (NSF Grant DDM-9102556) as well as the School of Industrial and Systems Engineering, the Manufacturing Research Center, and the Material Handling Research Center, Georgia Institute of Technology.

K. P. Ellis is with the Grado Department of Industrial and Systems Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA 24061-0118 USA (e-mail: kpellis@vt.edu).

L. F. McGinnis and J. C. Ammons are with the School of Industrial and Systems Engineering, Georgia Institute of Technology, Atlanta, GA 30332-0205 USA.

Digital Object Identifier 10.1109/TEPM.2003.814638

A Fuzzy System for Package Shipment Selection for Electronic Systems

Simona Maor, Fredy Shapira, and Armin Shmilovici

Abstract—The last stage of any type of manufacturing industry, is the packaging for shipment. Manufactured items can come in multiple sizes, weights, and sensitivity to shipment hazards. Yet, the number of standard packaging methods, such as cardboard box sizes or plastic-wrapping bags is limited. Thus, before the shipping of any type of products to their final destination, suitable packages have to be selected. Failure to select the best package for the shipment, may induce additional shipment costs or the possibility of shipping damage.

Motorola Arad is the manufacturer of a large variety of electronic systems for Motorola Inc. It has to handle many types of shipment orders each week. A prototype expert system was implemented, which uses fuzzy rules and fuzzy variables to recommend the best packaging method for each item

and each shipment. Utilizing the fuzzy expert system resulted in significant decrease in the packaging volumes and packaging costs.

Manuscript received April 9, 2001; revised November 8, 2002.

S. Maor is with Motorola Communication Israel Ltd., Manufacturing Logistic Support, Arad 80700, Israel (e-mail: C16205@motorola.com).

F. Shapira is with Motorola Communication Israel, Ltd., Tel-Aviv 67899, Israel (e-mail: fredy.shapira@motorola.com).

A. Shmilovici is with the Department of Information Systems Engineering, Ben-Gurion University, Beer-Sheva 84105, Israel (e-mail: armin@bgumail.bgu.ac.il).

Digital Object Identifier 10.1109/TEPM.2003.814639

New Techniques for the Design of Advanced Ultrasonic Transducers for Wire Bonding

Lorenzo Parrini

Abstract—A new high-frequency ultrasonic transducer, in particular for the application wire-bonding, has been conceived, designed, prototyped and tested.

In the design phase an advanced approach was used and established. The method is based on the two basic principles of modularity and iteration. The transducer is decomposed in its elementary components. For each component an initial draft is obtained with finite-elements-method simulations (FEM). The simulated ultrasonic modules are then built and characterized experimentally through laser-interferometry measurements and electrical resonance spectra. The comparison of simulation results with experimental data allows the parameters of FEM models to be iteratively adjusted and optimized. The achieved FEM simulations exhibit a remarkably high predictive potential and allow full control on the vibration behavior of the ultrasonic modules and of the whole transducer.

The new transducer is fixed on the welding device with a flange whose special geometry was calculated by means of FEM simulations. This flange allows the converter to be attached on the welding device not only in longitudinal nodes but also in radial nodes of the ultrasonic field excited in the horn. This leads to a total decoupling of the transducer to the welding device, which has so far been unheard of. The new approach to mount ultrasonic transducers on a welding-device is of major importance not only for wire-bonding but also for all high-power ultrasound applications and has been patented.

Manuscript received November 1, 2002; revised January 3, 2003. This work was supported by the Swiss Confederation.

The author is with the ESEC SA, Cham CH-6330, Switzerland.

Digital Object Identifier 10.1109/TEPM.2003.814640

Finite Element Contact Analysis on a Horn-Holder Assembly for Wire Bonding

Changsoo Jang, Geun Sik Ahn, Yung Joon Kim, Dong Ok Kwak, and Seong Woon Booh

Abstract—The joint structure of a transducer horn-holder assembly for a wire bonder was examined through finite element contact analysis. Threedimensional modeling and analysis was carried out to survey the internal physics of this structure and to verify the accuracy of a proposed computation relative to measurement. After validation, a two-dimensional model was built to conduct parametric studies and improve the efficiency and speed of the computation. Several factors such as boundary conditions, modeling boundary, and mesh density, were considered to obtain consistency with the three-dimensional analysis. Arc angle and the position of each holder boss were chosen as design parameters. A designed computation approach was applied for efficiency in computation. As a result, a guideline for holder boss design was suggested, and the main factors and their influence on stress concentration in the transducer horn were surveyed.

Manuscript received December 7, 2001; revised March 14, 2003. The authors are with the Precision Instrument R&D Center, Samsung Techwin Company, Ltd., Sungnam 462-121, KOREA.

Digital Object Identifier 10.1109/TEPM.2003.814636

Modeling and Characterization of the Polymer Stud Grid Array (PSGA) Package: Electrical, Thermal and Thermo-Mechanical Qualification

Arun Chandrasekhar, Bart Vandevelde, Evelien Driessens, Eric Beyne, Walter De Raedt, Philip Pieters, Bart Nauwelaers, and Jef Van Puymbroeck

Abstract-We characterize the polymer stud grid array (PSGA) package electrically, thermally and thermo-mechanically for successful commercial application. For the electrical characterization, we extract lumped parameter resistance-inductance-capacitance (RLC) models for the interconnects from simulations. We also measure the RF performance of the package on printed circuit board (PCB) test structures. The average self-inductance from the wirebond pad to the bottom of the stud is 0.53 nH and the total capacitance to the ground is 0.26 pF for an interconnection of the periphery of the over the edge (OTE) type PSGA. The lumped RLC model is verified by full three-dimensional (3-D) EM simulations. Simulation models also indicate that the 'Micro-via' (μ -via) type of interconnection on the PSGA package improves performance by decreasing the inductance on an average by 60%. Thermal characterization involves the development of a steady-state thermal compact model with 6 nodes for the 72-pin PSGA. We also perform transient thermal measurements on test packages to fine-tune the detailed model. For the thermo-mechanical case we test the first level and second level reliability by experiments and optimize them using simulations. The board level reliability for the 72-pin PSGA mounted on a PCB is very high (N50% > 10000 cycles). Simulations also show a higher reliability for the PSGA than the plastic ball grid array (PBGA).

Manuscript received August 17, 2001; revised September 6, 2002. This work was supported by Siemens PL EA4.

A. Chandrasekhar, B. Vandevelde, E. Driessens, E. Beyne, W. De Raedt, and P. Pieters are with the IMEC vzw, Leuven 3001, Belgium (e-mail: achandra@imec.be).

B. Nauwelaers is with the Departement Elektrotechniek, Katholieke Universiteit, Leuven 3001, Belgium.

J. Van Puymbroeck is with the ACB nv, Dendermonde 9200, Belgium. Digital Object Identifier 10.1109/TEPM.2003.814780

Evaluation and Optimization of Package Processing and Design Through Solder Joint Profile Prediction

Betty H. Yeung and Tien-Yu Tom Lee

Abstract—Solder joints are generated using a variety of methods to provide both mechanical and electrical connection for applications such as flip-chip, wafer level packaging, fine pitch, ball-grid array, and chip scale packages. Solder joint shape prediction has been incorporated as a key tool to aid in process development, wafer level and package level design and development, assembly, and reliability enhancement. This work demonstrates the application of an analytical model and the Surface Evolver software in analyzing a variety of solder processing methods and package types. Bump and joint shape prediction was conducted for the design of wafer level bumping, flip-chip assembly, and wafer level packaging. The results

from the prediction methodologies are validated with experimentally measured geometries at each level of design.

Manuscript received June 1, 2001; revised March 12, 2003.

The authors are with the Semiconductor Products Sector, Motorola Inc., Tempe, AZ 85284 USA (e-mail: betty.yeung@motorola.com; tom.lee@mo-torola.com).

Digital Object Identifier 10.1109/TEPM.2003.814635

Processing of Fluxing Underfills for Flip Chip-on-Laminate Assembly

Renzhe Zhao, R. Wayne Johnson, Greg Jones, Erin Yaeger, Mark Konarski, Paul Krug, and Larry Crane

Abstract—Fluxing underfill eliminates process steps in the assembly of flip chip-on-laminate (FCOL) when compared to conventional capillary flow underfill processing. In the fluxing underfill process, the underfill is dispensed onto the board prior to die placement. During placement, the underfill flows in a 'squeeze flow' process until the solder balls contact the pads on the board. The material properties, the dispense pattern, and resulting shape, solder mask design pattern, placement force, placement speed, and hold time all impact the placement process and the potential for void formation. A design of experiments was used to optimize the placement process to minimize placement-induced voids. The major factor identified was board design, followed by placement acceleration.

During the reflow cycle, the fluxing underfill provides the fluxing action required for good wetting and then cures by the end of the reflow cycle. With small, homogeneous circuit boards it is relatively easy to develop a reflow profile to achieve good solder wetting. However, with complex SMT assemblies involving components with significant thermal mass this is more challenging. To get the large thermal mass components to temperature, the small flip chip die will be at higher temperatures for longer periods of time. Use of predictive software tools to optimize the reflow profile and minimize temperature differences across the board is required. A series of experiments were performed using these tools to optimize the reflow profile of a complex FCOL/SMT assembly. The profile obtained was used to successfully assemble flip chip die with fluxing underfill. In liquid-to-liquid thermal shock testing (-40 °C to +125 °C, 5 min hold times and 1 min transition), the characteristic life of the assembly was 1083 cycles and the first failure occurred at 992 cycles.

Manuscript received June 18, 2002; revised October 28, 2002. This work was supported by the NIST ATP Program under Cooperative Agreement 70NANB8H007, Siemens Dematic, Speedline Camalot, and Heller Industries.

R. Zhao and R. W. Johnson are with the Laboratory for Electronics, Assembly and Packaging, ECE Department, Auburn University, Auburn, AL 36489 USA (e-mail: johnson@eng.auburn.edu).

G. Jones is with the KIC, San Diego, CA 92127 USA (e-mail: drj@kic-mail.com).

E. Yaeger, M. Konarski, P. Krug, and L. Crane are with the Henkel-Loctite Corporation, Industry, CA 91746 USA (e-mail: larry.crane@loctite.com). Digital Object Identifier 10.1109/TEPM.2003.814637

Phase Equilibria and Thermodynamic Properties of Sn-Ag Based Pb-Free Solder Alloys

Ikuo Ohnuma, Masamitsu Miyashita, Xing Jun Liu, Hiroshi Ohtani, and Kiyohito Ishida

Abstract—We have recently developed a thermodynamic database for micro-soldering alloys, <u>Alloy Database</u> for <u>Micro-Solders</u> (ADAMIS). ADAMIS which consists of the elements Ag, Bi, Cu, In, Pb, Sb, Sn, and Zn has been constructed by the <u>Cal</u>culation of <u>Phase Diagrams</u> (CALPHAD) method. The thermodynamic parameters for describing the Gibbs energy of the liquid and solid phases have been evaluated by optimizing the experimental data on phase boundaries and thermo-chemical properties. In this paper, the phase equilibria and the related thermodynamic properties pertaining to the Sn-Ag-X (X = Bi, In, Cu, and Zn) alloys are examined using ADAMIS. Typical examples of the isothermal and vertical section phase diagrams, liquidus surface, etc. for these promising lead-free solders are presented. In addition, ADAMIS is also applied to calculate the nonequilibrium solidification process using the Scheil model.

Manuscript received April 21, 2000; revised December 10, 2002.

I. Ohnuma, M. Miyashita, X. J. Liu, and K. Ishida are with the Department of Materials Science, Graduate School of Engineering, Tohoku University, Sendai 980-8579, Japan.

H. Ohtani is with the Department of Materials Science, Faculty of Engineering, Kyusyu Institute of Technology, Kitakyusyu 804-8550, Japan. Digital Object Identifier 10.1109/TEPM.2003.814643