Design of low power column bypass multiplier using FPGA | IEEE Conference Publication | IEEE Xplore