Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip | IEEE Conference Publication | IEEE Xplore