I. Introduction
The difficulties associated with a fair comparison of digital systems designed and modeled using hardware description languages, and implemented using FPGAs, can be divided into
Evaluation Pitfalls: Mistakes that can be quite easily avoided if the person performing comparison is aware of potential dangers, and exercises appropriate caution and fairness; and
General Objective Difficulties: Objective inherent difficulties that must be comprehensively addressed before a fair comparison is possible.