Surface-potential-based analysis of bias-dependent series resistance in LDD MOSFET

A surface-potential-based analysis to calculate the overlap resistance in LDD MOSFET is presented in this paper. The gate and drain bias is automatically included in this calculation which is compatible with current surface-potential-based MOS model. The results prove that this model has good accuracy, but with much less complexity compared with already reported ones.