Memristors: Devices, Models, and Applications

By PINAKI MAZUMDER, *Fellow IEEE*
Guest Editor

SUNG MO KANG, *Fellow IEEE*
Guest Editor

RAINER WASER
Guest Editor

I. THE HISTORY, THE DEVICE, AND THE OBJECTIVE OF THE SPECIAL ISSUE

The *three* basic electrical circuit elements, namely, capacitor, which was invented by Ewald Georg von Kleist in 1745, resistor, which was invented by Georg Simon Ohm in 1827, and inductor, which was invented by Michael Faraday in 1831, were constructed by experimental physicists to observe the lumped behavior of relevant measurable electrical parameters across the devices. In 1971, Leon Chua postulated the *fourth* basic circuit element while trying to establish a missing constitutive relationship between the electrical charge and the magnetic flux. Using Lewis Carroll's portmanteau naming technique, Chua named this hypothetical nonlinear device, *memristor* (memory + resistor) since it demonstrated the hysteresis property of the-then ferromagnetic core *memory* and also the dissipative characteristics of a *resistor*. Clearly, in such devices, the nonlinear resistance can be memorized indefinitely by controlling the flow of the electrical charge or the magnetic flux. In 1976, Leon Chua and Sung Mo Kang further extended the concept of memristor by proposing a broader class of *memristive devices* and systems.

Though there were initial attempts to validate Chua's theoretical postulation of memristor by demonstrating the charge-controlled memristor behavior with the help of active and passive electrical circuit components, during these intervening years, practicing design engineers did not pay much attention to apply the memristors in commercial products because of the complexity involved in implementing memristors. As a result, the direct physical realization of memristor as the fourth basic circuit element remained unresolved, *de facto* forgotten for almost the past four decades. It was only in early 2008 when the Hewlett Packard (HP) researchers serendipitously observed the memristive behavior of nanoscale cross-point devices in their crossbar memory arrays and credited the seminal work of Leon Chua published in 1970s to the nanoscale phenomenon they witnessed, that the entire electrical and computer engineering community was galvanized by the reemergence of the *missing memristor as a* fundamental circuit element since it kicked open new vistas in multiple frontiers ranging from the abstruse chaos theory to nanoscale commercial products. This new technology is expected to bring about a slew of inventions in nonlinear dynamics of mem-impedance circuitry, programmable Boolean circuits, neuromorphic system design, transistorless multilevel nonvolatile digital memories, and so on. In less than two years since the HP paper appeared in *Nature*, the research output on memristors and memristive devices has grown exponentially with

This issue covers five important aspects of memristor technology: theory, device engineering, circuit modeling, digital and analog systems, and neuromorphic systems.

publications in all sorts of conferences and journals. For brevity, the terms *memristor* and *memristive device* have recently been renamed *ideal memristor*, representing the fourth element, and *generalized memristor*, respectively.

Further, due to the initial media coverage of the HP paper as a groundbreaking discovery, the newly acclaimed device swiftly garnered an unprecedented razzmatazz in national newspapers, weblogs, periodicals, archival proceedings, and business publications. This media deluge has created unreal speculations for investors and researchers alike. On the one hand, many investors are genuinely concerned whether the nascent memristor technology will ring the death knell of complementary metal–oxide–semiconductor (CMOS) transistors in the multibillion dollar chip industry or the resistive nonvolatile storage devices will completely drive out the traditional DRAM and flash memories. On the other hand, artificial neural net engineers, neurobiologists, and neuroscientists have started hypothesizing the possibility of integrating memristor-based multibillion synapses to fabricate biology-inspired chips that will navigate like lower order primates using their visual, auditory, and tactile sensory networks.

Recent publications point out that two-terminal memristors can be configured to perform the *implicative logic function*, once popularized by logicians like Bertrand Russell and Alfred Whitehead, in three steps in order to replace functionally complete NAND gates that have been traditionally implemented by three-terminal CMOS transistors. This has injected a new round of grievous concerns among researchers and investors whether CMOS is nearing its obsolescence far more quickly than prophesized by the International Technology Roadmap for Semiconductors (ITRS) roadmaps. Confusion also pervades among device engineers whether the host of solid-state technology devices with pinched hysteresis such as the phase-change memory, magnetoresistance memory, and resistive memory that

have evolved in the last five decades should be considered as memristors, though the authors of papers on these devices were oblivious of the prior art in memristor technology. These memory devices were the offshoots of synergistic engineering research in materials, device scaling, and modeling of device transport using the quantum physics. The purpose of this special issue is to set aside numerous misunderstanding and misgivings about the history, theory, and development of the memristor technology by presenting in-depth original and review papers on the memristor and mem-impedance devices so that readers will gain right perspectives about this new device and will be motivated to foster innovations that will profoundly impact the semiconductor industry.

II. THE OUTLINE OF THE SPECIAL ISSUE

As a sequel to two National Science Foundation (NSF)-sponsored Symposia on Memristors, Memristive Devices and Systems (November 2008 and February 2010) which were held at the University of California Berkeley, this special issue on memristors in the PROCEEDINGS OF THE IEEE is designed to serve as a good pedagogical resource on memristor technology by complementing the lectures presented by some of the distinguished speakers in the above symposia. The lectures are now widely disseminated through YouTube video presentations and they will benefit interested viewers if they can cross-refer to archival journal papers contributed by the speakers in this special issue. We have made the following outline for the special issue to ensure that it provides balanced presentations on five important aspects of the memristor technology, namely, the theory, the device engineering, the circuit modeling, the digital and analog systems, and the neuromorphic systems. These articles will provide educators to adopt the special issue in advanced under-

graduate and graduate courses for integrated circuit design as well as nanoelectronic devices. They will also serve as a good resource for practicing design engineers.

The first three articles provide the theoretical framework of memristors and memristive devices. At first, Chua (paper 1) recapitulates the mathematical treatment in his seminal work to demonstrate how any two-terminal circuit elements that maintain a functional relationship between the time integrals of current and voltage can be classified as memristor. More importantly, his paper provides differential calculus-based formalisms to show that various types of practical devices like phase-change memory, magnetoresistive memory, Josephson and junction devices belong to the memristor family. However, memristive properties transcend the domain of electrical circuits and can be attributed to various types of mechanical, chemical, and biological entities. Jeltsema and Dòria-Cerezo (paper 2) and Georgiou et al. (paper 3) provide additional theoretical perspectives by extending the port-Hamilton formalism and Bernoulli equations to account for memristive properties in other systems.

The next three articles discuss various types of physical structures that can be fabricated to realize memristors in integrated circuits. Wong et al. (paper 4) discuss the metal–insulator–metal structures that are now gaining wide attention since they can be easily adopted in conventional CMOS foundry to integrate 3-D nonvolatile memory chips as well as the synapses for neuromorphic computing. The next paper in this category, by Gergel-Hackett et al. (paper 5), discusses how to fabricate memristors on flexible polymer substrates to advance its applications in lightweight, inexpensive, flexible electronics products.

Device modeling is an important aspect of memristor research in order to simulate large applications using SPICE equivalent memristor circuit models. Depending on the materials

Fig. 1. *Taxonomy of memristor applications.*

and transport mechanisms (shuttling of oxygen ions versus filament formation through metal ion migration), the device current–voltage characteristics and circuit models can vary widely. Dittmann *et al.* (paper 6) discuss transport models for various types of oxide-based memristors, while Eshraghian *et al.* (paper 7) have developed SPICE-ready circuit models so that system designers can accurately measure the static and dynamic behavior of memristor-based large systems.

In the memristor application frontier, the contributed papers can be divided into three important classes of applications, namely: 1) design of nonvolatile memristor memory system; 2) digital and analog systems; and 3) neuromorphic systems. Sacchetto *et al.* (paper 8) introduce multiterminal memristive nanowire devices in memory applications, while Shin *et al.* (paper 9) develop pattern-sensitive statistical model for nonvolatile resistive random access memory (RAM) memory array with self-adaptable sense resistance. Rose *et al.* (paper 10) discuss the advantages of introducing memristors in the reprogrammable digital systems such as field-programmable gate arrays (FPGAs) and programmable logic devices (PLDs) to replace bulky static random-access memory (SRAM)-based configurable memories. Finally,

the brain-like computing capability of memristor-based complex spike-timing-dependent plasticity (STDP) learning networks is demonstrated by Ebong and Mazumder (paper 11), while a simple memristive bridge synapse circuit capable of learning is presented by Kim *et al.* (paper 12). Finally, Pershin and Di Ventra (paper 13) address the capability of memristors to perform quantum computation in addition to conventional neuromorphic and digital data processing.

III. A BIRD'S EYE VIEW OF APPLICATIONS OF MEMRISTORS WITH BIBLIOGRAPHIC INFORMATION

The aforementioned 13 papers are merely a small representative of the whole gamut of multifarious research activities currently underway in the field of memristors. To provide the overall perspectives of numerous applications of memristors, we will provide a short tutorial with appropriate categorization of memristor applications into 1) discrete device applications and 2) array devices applications. The discrete device applications use memristors in a manner that takes advantage of their nonlinear characteristics and their controllable resistance changes to enhance the performance of the desired appli-

cation. Array device applications on the other hand not only depend on memristor properties but are also coupled with the ongoing trend to increase the device density by reducing the width of the wires in nano-crossbar structure. The quest for the terabit nonvolatile high-density memory using the crossbar structure is pushing the memristor cross-point cell area nearly to 100 nm^2. Fig. 1 provides the taxonomy of applications for memristors in both crossbar array and discrete device form. A comprehensive listing of these papers is provided here since only a few of these applications are covered in this special issue.

Some applications actually adjoin both clusters depending on the intended usages. From a research perspective, some papers focus on how unit cells would work: for example, STDP in [1], associative memory demonstration [2], and a feedback write scheme for a memristive memory in [3]. Strictly speaking, the illustration may actually be an example of a discrete application but the emphasis of work actually points to an array application. This is why memory applications and some examples of biomimetic circuits are under the array devices categories and not discrete devices, even though the cited papers themselves may point to the workings of a unit cell. Due to space

constraints, not all applications will be highlighted in detail, but we hope to provide readers with enough bibliographic content to inspire their exploration into key applications. The application examples that will be mentioned in more detail are: nonvolatile memory, biomimetic (neuromorphic) circuits, reconfigurable logic, chaos circuits, and logic gates.

Nonvolatile memory (NVM) work is the most mature of all the applications because NVM has been in the research phase for decades in various forms due to the recognition that flash memory would stop growing due to scaling limits [4]. Resistive random access memory (RRAM) can be arguably regarded as a subset of memristors. The accompanying article by Leon Chua provides the formal definition of memristors which encompasses the I–V characteristics of various classes of resistive and phase change RAMs. Before physical uncovering of memristors by HP, research and development of phase change RAM (PCRAM) had been ongoing for decades and PCRAM is expected to debut in commercial applications in the near future, with the milestones of memory chip demonstration at the 90-nm technology node [5] and the 45-nm 1-Gb phase change material (PCM) chip [6]. PCRAM relies on changing a PCM between a crystalline state (low-resistance state) and an amorphous state (high-resistance state) by use of electrical current. There have been many good reviews of the development of the technology, and more details can be found in [7] and [8].

Besides PCRAM, various other forms of hysteretic memories have been proposed and are being developed. First reports about resistance switching in metal–oxide–metal devices date back to 1962 in which Hickmott reported a hysteretic resistance change in $Al/Al_2O_3/Al$ structures after application of voltage pulses [9]. Later similar effects were observed in NiO [10], SiO [11], and As_2S_3 [12]. This early period of research was based mainly on relatively thick oxide films which in some cases needed the application of high voltages in the range of several hundred volts. The period lasted until the mid-1980s and has been comprehensively reviewed by Dearnaley et al. [13], Oxley [14], and Pagnia and Sotnik [15]. Obviously the activity faded because of the lack of progress in understanding and controlling the phenomena due to insufficient analytical tools and technological equipment at that time.

A new era in research on resistive switching started in the late 1990s, initiated independently by Asamitsu et al. [16] using manganites, Kozicki et al. [17] studying Ag–GeSe systems, and Beck et al. [18] investigating titanates and zirconates. A broad spectrum of mechanisms has been suggested as underlying mechanisms for the resistive switching in the metal–oxide systems. In 2006, Szot et al. were able to clarify the underlying effect as a motion of oxygen ions and a coupled electrochemical redox process on the nanometer scale at structural defects in the crystal lattice of the metal oxides [19]. In other words, the ion motion triggers a change of the stoichiometry on the nanoscale near one electrode. This leads to a redox reaction caused by a valence change of the cation sublattice and a drastic change in the electronic conductivity, known as an insulator–metal transition. For this reason, the expression valence change memory effect (VCM) was suggested for bipolar metal–oxide systems by Waser et al. [20]. The memristor devices presented by the HP group [21], [22] belong to this class of materials. Subsequently, a whole variety of observed switching phenomena could be classified into three different types of redox-based RRAM [20], [23]. In addition to the VCM effect just mentioned, there is a type of unipolar resistive switches which relies on a thermochemical memory (TCM) effect (also known as fuse-antifuse switches). Here, temperature gradient between a conducting filament and the surrounding material is the main driving force for the switching, while electrochemical effects play a secondary role. Already in 2004, Samsung presented an integrated memory circuit which utilized this effect that leads to a change of the stoichiometry due to a current-induced increase of the temperature [24]. A detailed review of the TCM area has recently been published by Ielmini et al. [25]. There is a clear link between the unipolar TCM and the bipolar VCM-type switching. By changing the current control of a metal–oxide cell, the type of switching can be altered [26]. Furthermore, it has been shown that apart from the field-accelerated movement of oxygen vacancies [27], [28], the thermal assistance plays a key role in explaining the nonlinearity of the switching kinetics of VCM-based devices [29]. A third type of resistive switches relies on the fact that one of the electrodes contains an electrochemically active metal such as Ag or Cu. These electrochemical metallization (ECM) memories (also called conductive bridge RAM) utilize the electrochemical oxidation of, for example, Ag metal to Ag^+ ions, the drift of these highly mobile cations in the ion conducting layer, and their discharge at the (inert) counter-electrode. This leads to a growth of Ag dendrites which form a highly conductive filament in the ON state of the cell. Terabe et al. have shown that the effect can be scaled down to the atomic level leading to the observation of Landauer conductance steps at room temperature [30], demonstrating the ultimate scaling potential of this type of resistive RAM. A fully CMOS integrated 2 M-bit memory has been presented by Qimonda researchers [31]. A comprehensive review of the ECM area including the related background in electrochemistry has recently been given by Valov et al. [32].

In most cases, all three types of redox-based RRAM show a filamentary-type of resistive switching [33]. However, there are some reports in the literature about resistive switching material combinations which show electrode-area-dependent

resistances [27]. Sawa [34] reported on a so-called homogeneous interface-type switching which is observed in heterojunctions between Nb-doped $SrTiO_3$ [35] and $Pr_{0.7}Ca_{0.3}MnO_3$ (PCMO) with various metals. Generally, this type of switching cells shows a clear scaling of the device resistance with the area. For this type of devices, the change of the resistance is attributed to the field-induced change of the Schottky barrier at the interface. Moreover, it has been shown that filamentary as well as interface-type switching coexists in $SrTiO_3$ metal–insulator–metal structures [36]. The type of I–V characteristics of all redox-based RRAMs is a necessary condition to classify them under generalized memristors. Pershin and DiVentra have stated recently the additional sufficient conditions for a generalized memristor to be a proper RRAM [37].

Some of the problems faced by memristor memories in the crossbar structure are leaky crossbar devices, nonuniform resistance profile across the crossbar array, resistance drift, and low yield issues. Various methods are used to address the problems associated with the crossbar memory array: using correcting pulses to restore state after reading, thereby mitigating the effect of resistance drift during memory operation [38]; adding access diodes to isolate devices in order to reduce the leakage of crossbar memory elements [39]; implementing them as complementary resistive switches [40]; and using adaptive writing and erasing methods to combat low yield issues and the effects of nonuniform resistance profile across the crossbar array [3], [41], [42]. Many memory papers are available that address issues related to READ/WRITE issues in the memristor crossbar, and a sizeable amount contain discussions about realizing multi-bit [43] cells in memristor memories. A more detailed discussion of the RRAM is presented in [44]. A different memory structure, the content-addressable memory (CAM), has been shown to benefit from memristor

implementation through better power management [45].

A conceptual extension of digital memory is digital logic, and memristors have been proposed and demonstrated for different digital logic applications. The first, an amalgamation of memory and logic, is the flip flop [46], and the second is logic gates [47], [48]. The use of memristors in a discrete fashion tailored to building of logic blocks like the flip flop is advantageous because it shows resiliency to power losses. In [46], the experimental nonvolatile synchronous flip flop had an error rate of 0.1% during 1000 power losses. The same advantages can be found in an FPGA implementation with memristors [49]. In a crossbar topology, a field programmable nanowire interconnect (FPNI) architecture can be used to increase density and reduce power consumption [50]. In FPNI architecture, the crossbar is used only for routing, and stark improvements over CMOS-only FPGAs have been demonstrated. A discrete FPGA architecture that uses memristors purely for interconnect purposes is dubbed mrFPGA and is presented in [51]. mrFPGA boasts ∼5.5X area reduction, 2.3X speed increase, and 1.6X power reduction. Boolean logic gates have been investigated for crossbar implementation but their performance lags behind standard CMOS gates [52]; fast CMOS transistors in conjunction with crossbar array is necessary in order to have acceptable performance compared to CMOS [53]. Logic gates using implication logic [54–56] and threshold logic [57] have also been investigated for alternative means to realizing more compact circuits using memristors. Kim et al. [55] propose a novel stateful logic pipeline architecture based on memristive switches. The proposed architecture mapped to the FPNI fabric produces a field-programmable stateful logic array (FPSLA), in which general-purpose computation functions can be implemented by configuring only nonvolatile nanowire crossbar switches. CMOS control

switches are used to isolate stateful logic units so that multiple operations can be executed in parallel. The proposed architecture has been mapped to the FPNI fabric to produce a FPSLA in which the functionality can be implemented by configuring only the nonvolatile switches in the nanowire crossbar layer. This low-register-cost fine-grain ultradeep constant-throughput pipeline poses new problems to the design automation research community.

Potential applications of discrete memristors comprise performance enhancement of analog circuits. In general, analog circuits, for the most part, suffer from a larger area consumption compared to digital circuits. By using memristors as potentiometers in the case of programmable amplifiers, some have shown added functionality with reduced area [58], [59]. Memristors have also been proposed in designing cellular neural networks (CNNs) [60], [61], recurrent neural networks [62], ultrawide-band receivers [63], adaptive filters [64], oscillators [65], programmable threshold comparators, Schmitt triggers, and difference amplifiers [58]. Within analog processing domain, the two applications that have garnered widespread attention are use of memristors in chaos circuits and use of memristors for biomimetic circuits. These two will be expounded upon in the following paragraphs.

The chaos applications of memristors have a large application space ranging from secure communication to medical purposes like seizure detection. Current papers in this area strive to use memristor properties to invoke a chaotic response. In [66], second-order effects of a memristor are considered to show that by choosing certain parameters, the memristor connected to a power source can exhibit chaos. The second-order properties of the memristor are cited to allow the smallest chaotic circuit observed. Other circuits with memristors that exhibit chaos achieve chaos by adapting a modified Chua's circuit. By replacing the Chua diode with the

memristor [67–69], chaos can be observed. An experimental demonstration of chaos with analog components used to build the memristor is presented in [70]. An image encryption application using piecewise linear memristors is presented in [71].

There have been multiple displays of using memristors in biomimetic and neuromorphic circuits [1], [72]– [82]. In the neuromorphic circuit approach, observable biological behavior or processing is aimed to be replicated. A simple way to build neuromorphc circuit using memristors is to build processing elements or "neuron circuits" with standard CMOS while the adaptive synapses are implemented using the memristor crossbar. Memristors have enlivened the neuromorphic circuit area because they have the potential of synaptic integration that is lacking in CMOS. In literature, various groups have demonstrated through simulation how to

achieve STDP with memristors [1], [73], [76], [78]. Experimentally, STDP has been shown to be viable for a-Si memristor [74] as well as a Cu_2O device [79]. Larger applications based on spiking neural networks have also been proposed. Querlioz et al. [81] show that memristors utilized in neuromorphic configuration for unsupervised learning can tolerate device variation. Memristor implementation of the ink drop spread (IDS) method has been shown to exhibit low latency and strong immunity to power failure [82]. The area for neuromorphic computing is ripe with multiple works on showing different applications occurring in parallel; a recent review of adaptive oxides with more details on materials is presented in [83].

Since Chua's original paper in 1971 [84] and Chua and Kang's subsequent paper in 1976 [85] memristors and memristive system research

was stalled due to lack of known compact solid-state devices that can be utilized in monolithic fabrication. However, during the past few years many computer models have been introduced for computer-aided analysis of memristor circuits and memristive systems [86–92]. As more researchers in various application domains are becoming intrigued by the latent potentials of these fascinating devices, new applications are expected to usher in with the help of augmented design automation tools and precise computer models for memristors. ∎

Acknowledgment

REFERENCES

[1] G. S. Snider, "Spike-timing-dependent learning in memristive nanodevices," in *Proc. IEEE Int. Symp. Nanoscale Architectures,* 2008, pp. 85–92.

[2] Y. V. Pershin and M. Di Ventra, "Experimental demonstration of associative memory with memristive neural networks," *Neural Netw.,* vol. 23, no. 7, pp. 881–886, 2010.

[3] W. Yi, F. Perner, M. S. Qureshi, H. Abdalla, M. D. Pickett, J. J. Yang, M.-X. Zhang, G. Medeiros-Ribeiro, and R. S. Williams, "Feedback write scheme for memristive switching devices," *Appl. Phys. A, Mater. Sci. Process.,* vol. 102, no. 4, pp. 973–982, 2011.

[4] G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy, "Overview of candidate device technologies for storage-class memory," *IBM J. Res. Develop.,* vol. 52, no. 4.5, pp. 449–464, 2008.

[5] R. Annunziata, P. Zuliani, M. Borghi, G. De Sandre, L. Scotti, C. Prelini, M. Tosi, I. Tortorelli, and F. Pellizzer, "Phase change memory technology for embedded non volatile memory applications for 90 nm and beyond," in *Proc. IEEE Int. Electron Devices Meeting,* Baltimore, MD, 2009, DOI: 10.1109/IEDM.2009.5424413.

[6] G. Servalli, "A 45 nm generation phase change memory technology," in *Proc. IEEE Int. Electron Devices Meeting,* Baltimore, MD, 2009, DOI: 10.1109/IEDM.2009.5424409.

[7] H. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, "Phase change memory," *Proc. IEEE,* vol. 98, no. 12, pp. 2201–2227, Dec. 2010.

[8] S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y. C. Chen, R. M. Shelby, M. Salinga, D. Krebs, S.-H. Chen, H.-L. Lung, and C. H. Lam, "Phase-change random access memory: A scalable technology," *IBM J. Res. Develop.,* vol. 52, no. 4.5, pp. 465–479, 2008.

[9] T. W. Hickmott, "Low-frequency negative resistance in thin anodic oxide films," *J. Appl. Phys.,* vol. 33, pp. 2669–2682, 1962.

[10] J. F. Gibbons and W. E. Beadle, "Switching properties of thin NiO films," *Solid-State Electron.,* vol. 7, pp. 785–790, 1964.

[11] J. G. Simmons and R. R. Verderber, "New thin-film resistive memory," *Radio Electron. Eng.,* vol. 34, pp. 81–89, 1967.

[12] Y. Hirose and H. Hirose, "Polarity-dependent memory switching and behaviour of Ag dendrite in Ag-photodoped amorphous As_2S_3 films," *J. Appl. Phys.,* vol. 47, pp. 2767–2772, 1976.

[13] G. Dearnaley, A. M. Stoneham, and D. V. Morgan, "Electrical phenomena in amorphous oxide films," *Rep. Progr. Phys.,* vol. 33, pp. 1129–1191, 1970.

[14] D. P. Oxley, "Electroforming, switching and memory effects in oxide thin films," *Electrocompon. Sci. Technol.,* vol. 3, pp. 217–224, 1977.

[15] H. Pagnia and N. Sotnik, "Bistable switching in electroformed metal-insulator-metal devices," *Phys. Stat. Sol.,* vol. 108, pp. 11–65, 1988.

[16] A. Asamitsu, Y. Tomioka, H. Kuwahara, and Y. Tokura, "Current switching of resistive states in magnetoresistive manganites," *Nature,* vol. 388, pp. 50–52, 1997.

[17] M. N. Kozicki, M. Yun, L. Hilt, and A. Singh, "Applications of programmable resistance changes in metal-doped chalcogenides," *J. Electrochem. Soc.,* vol. 1-12, pp. 298–309, 1999.

[18] A. Beck, J. G. Bednorz, C. Gerber, C. Rossel, and D. Widmer, "Reproducible switching effect in thin oxide films for memory applications," *Appl. Phys. Lett.,* vol. 77, pp. 139–141, 2000.

[19] K. Szot, W. Speier, G. Bihlmayer, and R. Waser, "Switching the electrical resistance of individual dislocations in single-crystalline $SrTiO_3$," *Nature Mater.,* vol. 5, pp. 312–320, 2006.

[20] R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-based resistive switching memories-nanoionic mechanisms, prospects, challenges," *Adv. Mater.,* vol. 21, pp. 2632–2663, 2009.

[21] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," *Nature,* vol. 453, pp. 80–83, 2008.

[22] J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices," *Nature Nanotechnol.,* vol. 3, pp. 429–433, 2008.

[23] R. Waser and M. Aono, "Nanoionics-based resistive switching memories," *Nature Mater.,* vol. 6, pp. 833–840, 2007.

[24] I. G. Baek, M. S. Lee, S. Seo, M. J. Lee, D. H. Seo, D.-S. Suh, J. C. Park, S. 0. Park, H. S. Kim, I. K. Yoo, U.-I. Chung, and I. T. Moon, "Highly scalable non-volatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses," in *Tech. Dig. IEEE Int. Electron Device Meeting,* 2004, pp. 587–590.

[25] D. Ielmini, R. Bruchhaus, and R. Waser, "Thermochemical resistive switching: Materials, mechanisms, scaling projections," *Phase Transit.,* vol. 84, pp. 570–602, 2011.

[26] D. S. Jeong, H. Schroeder, and R. Waser, "Coexistence of bipolar and unipolar resistive switching behaviors in a $Pt/TiO_2/Pt$ stack," *Electrochem. Solid State Lett.,* vol. 10, pp. G51–G53, 2007.

[27] R. Meyer, L. Schloss, J. Brewer, R. Lambertson, W. Kinney, J. Sanchez, and D. Rinerson, "Oxide dual-layer memory element for scalable non-volatile cross-point memory technology," in *Proc. Nonvolatile Memory Technol. Symp.,* 2008, pp. 54–58.

[28] M. D. Pickett, D. B. Strukov, J. L. Borghetti, J. J. Yang, G. S. Snider, D. R. Stewart, and R. S. Williams, "Switching dynamics in titanium dioxide memristive devices," *J. Appl. Phys.,* vol. 106, pp. 074508-1–074508-6, 2009.

[29] S. Menzel, M. Waters, A. Marchewka, U. Böttger, R. Dittmann, and R. Waser, "Origin of the ultra-nonlinear switching kinetics in oxide-based resistive switches," *Adv. Funct. Mater.,* vol. 21, pp. 4487–4492, 2011.

[30] K. Terabe, T. Hasegawa, T. Nakayama, and M. Aono, "Quantized conductance atomic switch," *Nature,* vol. 433, pp. 47–50, 2005.

[31] S. Dietrich, M. Angerbauer, M. Ivanov, D. Gogl, H. Hoenigschmid, M. Kund, C. Liaw, M. Markert, R. Symanczyk, L. Altimime, S. Bournat, and G. Mueller, "A nonvolatile 2-Mbit CBRAM memory core featuring advanced read and program control," *IEEE J. Solid-State Circuits,* vol. 42, no. 4, pp. 839–845, Apr. 2007.

[32] I. Valov, R. Waser, J. R. Jameson, and M. N. Kozicki, "Electrochemical metallization memories-fundamentals, applications, prospects," *Nanotechnology,* vol. 22, pp. 254003/1–254003/22, 2011.

[33] B. J. Choi, D. S. Jeong, S. K. Kim, C. Rohde, S. Choi, J. H. Oh, H. J. Kim, C. S. Hwang, K. Szot, R. Waser, B. Reichenberg, and S. Tiedke, "Resistive switching mechanism of TiO_2 thin films grown by atomic-layer deposition," *J. Appl. Phys.,* vol. 98, pp. 3715-1–3715-10, 2005.

[34] A. Sawa, "Resistive switching in transition metal oxides," *Mater. Today,* vol. 11, pp. 28–36, 2008.

[35] H. Sim, D. Choi, D. Lee, S. Seo, M.-J. Lee, I.-K. Yoo, and H. Hwang, "Resistance-switching characteristics of polycrystalline Nb_2O_5 for nonvolatile memory application," *IEEE Electron Device Lett.,* vol. 26, no. 5, pp. 292–294, May 2005.

[36] R. Muenstermann, T. Menke, R. Dittmann, and R. Waser, "Coexistence of filamentary and homogeneous resistive switching in Fe-doped $SrTiO_3$ thin-film memristive devices," *Adv. Mater.,* vol. 22, pp. 4819–4822, 2010.

[37] Y. V. Pershin and M. Di Ventra, "Memory effects in complex materials and nanoscale systems," *Adv. Phys.,* vol. 60, pp. 145–227, 2011.

[38] Y. Ho, G. M. Huang, and P. Li, "Nonvolatile memristor memory: Sevice characteristics and design implications," in *Proc. Int. Cong. Comput.-Aided Design,* 2009, pp. 485–490.

[39] M.-J. Lee, Y. Park, B.-S. Kang, S.-E. Ahn, C. Lee, K. Kim, W. Xianyu, G. Stefanovich, J.-H. Lee, S.-J. Chung, Y.-H. Kim, C.-S. Lee, J.-B. Park, and I.-K. Yoo, "2-stack 1D-1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications," in *Proc. IEEE Int. Electron Devices Meeting,* 2007, pp. 771–774.

[40] E. Linn, R. Rosezin, C. Kuegeler, and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," *Nature Mater.,* vol. 9, pp. 403–406, 2010.

[41] I. E. Ebong and P. Mazumder, "Self-controlled writing and erasing in a Memristor crossbar memory," *IEEE Trans.*

Nanotechnol., vol. 10, no. 6, pp. 1454–1463, Nov. 2011.

[42] O. V. Pascal, R. Warren, J. K. Philip, R. S. Duncan, S. Joseph, and R. S. Williams, "Writing to and reading from a nano-scale crossbar memory based on memristors," *Nanotechnology,* vol. 20, no. 42, 425204, 2009.

[43] M. Harika, S. R. Garrett, H. Xiaoli, and W. Wei, "Design considerations for variation tolerant multilevel CMOS/nano memristor memory," in *Proc. Great Lakes Symp. Very Large Scale Integr. (VLSI)*, 2010, pp. 287–292.

[44] H. Akinaga and H. Shima, "Resistive random access memory (ReRAM) based on metal oxides," *Proc. IEEE,* vol. 98, no. 12, pp. 2237–2251, Dec. 2010.

[45] K. Eshraghian, K.-R. Cho, O. Kavehei, S.-K. Kang, D. Abbott, and S.-M. S. Kang, "Memristor MOS content addressable memory (MCAM): Hybrid architecture for future high performance search engines," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,* vol. 19, no. 8, pp. 1407–1417, Aug. 2011.

[46] W. Robinett, M. Pickett, J. Borghetti, Q. Xia, G. S. Snider, G. Medeiros-Ribeiro, and R. S. Williams, "A memristor-based nonvolatile latch circuit," *Nanotechnology,* vol. 21, no. 23, 235203, 2010.

[47] T. Raja and S. Mourad, "Digital logic implementation in memristor-based crossbars—A tutorial," in *Proc. 5th IEEE Int. Symp. Electron. Design Test Appl.,* 2010, pp. 303–309.

[48] J. Borghetti, Z. Li, J. Straznicky, X. Li, D. A. A. Ohlberg, W. Wu, D. R. Stewart, and R. S. Williams, "A hybrid nanomemristor/ transistor logic circuit capable of self-programming," *Proc. Nat. Acad. Sci.,* vol. 106, no. 6, pp. 1699–1703, Feb. 10, 2009.

[49] W. Wei, T. T. Jing, and B. Butcher, "FPGA based on integration of memristors and CMOS devices," in *Proc. IEEE Int. Symp. Circuits Syst.,* 2010, pp. 1963–1966.

[50] W. Wei, T. T. Jing, and B. Butcher, "FPGA based on integration of memristors and CMOS devices," in *Proc. IEEE Int. Symp. Circuits Syst.,* 2010, pp. 1963–1966.

[51] J. Cong and X. Bingjun, "mrFPGA: A novel FPGA architecture with memristor-based reconfiguration," in *Proc. IEEE/ACM Int. Symp. Nanoscale Architectures,* 2011, DOI: 10.1109/NANOARCH.2011.5941476.

[52] Q. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J. J. Yang, W. Wu, X. Li, W. M. Tong, D. B. Strukov, G. S. Snider, G. Medeiros-Ribeiro, and R. S. Williams, "Memristor-CMOS hybrid integrated circuits for reconfigurable logic," *Nano Lett.,* vol. 9, no. 10, pp. 3640–3645, 2009.

[53] D. Mian and Z. Lin, "Nanowire crossbar logic and standard cell-based integration," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,* vol. 17, no. 8, pp. 997–1007, Aug. 2009.

[54] L. Eero and L. Mika, "Stateful implication logic with memristors," in *Proc. IEEE/ACM Int. Symp. Nanoscale Architectures,* 2009, pp. 33–36.

[55] K. Kim, S. Shin, and S.-M. Kang, "Field programmable stateful logic array," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.,* vol. 30, no. 12, pp. 1800–1813, Dec. 2011.

[56] K. Bickerstaff and E. E. Swartzlander, "Memristor-based arithmetic," in *Proc.*

Conf. 44th Asilomar Conf. Signals Syst. Comput., 2010, pp. 1173–1177.

[57] J. Rajendran, H. Manem, R. Karri, and G. S. Rose, "Memristor based programmable threshold logic array," in *Proc. IEEE/ACM Int. Symp. Nanoscale Architectures,* 2010, pp. 5–10.

[58] Y. V. Pershin and M. Di Ventra, "Practical approach to programmable analog circuits with memristors," *IEEE Trans. Circuits Syst. I, Reg. Papers,* vol. 57, no. 8, pp. 1857–1864, Aug. 2010.

[59] S. Shin, K. Kim, and S. M. Kang, "Memristor applications for programmable analog ICs," *IEEE Trans. Nanotechnol.,* vol. 10, no. 2, pp. 266–274, Mar. 2010.

[60] M. Itoh and L. O. Chua, "Memristor cellular automata and memristor discrete-time cellular neural networks," *Int. J. Bifurcat. Chaos,* vol. 19, no. 11, pp. 3605–3656, 2009.

[61] E. Lehtonen and M. Laiho, "CNN using memristors for neighborhood connections," in *Proc. 12th Int. Workshop Cellular Nanoscale Netw. Appl.*, 2010, DOI: 10.1109/CNNA. 2010.5430304.

[62] A. Wu, Z. Zeng, X. Zhu, and J. Zhang, "Exponential synchronization of memristor-based recurrent neural networks with time delays," *Neurocomputing,* vol. 74, no. 17, pp. 3043–3050, 2011.

[63] K. Witrisal, "Memristor-based stored-reference receiver-the UWB solution?" *Electron. Lett.* vol. 45, no. 14, pp. 713–714, 2009.

[64] F. Merrikh-Bayat and S. Bagheri-Shouraki, "Mixed analog-digital crossbar-based hardware implementation of sign-sign LMS adaptive filter," *Analog Integr. Circuits Signal Process.,* vol. 66, no. 1, pp. 41–48, 2011.

[65] A. Talukdar, A. G. Radwan, and K. N. Salama, "Generalized model for Memristor-based Wien family oscillators," *Microelectron. J.,* vol. 42, no. 9, pp. 1032–1038, 2011.

[66] T. Driscoll, Y. Pershin, D. Basov, and M. Di Ventra, "Chaotic memristor," *Appl. Phys. A, Mater. Sci. Process.,* vol. 102, no. 4, pp. 885–889, 2011.

[67] M. Itoh, "Memristor oscillators," *Int. J. Bifurcat. Chaos Appl. Sci. Eng.,* vol. 18, no. 11, pp. 3183–3206, 2008.

[68] B. Muthuswamy and P. Kokate, "Memristor-based chaotic circuits," *IETE Tech. Rev.,* vol. 26, no. 6, pp. 417–429, 2009.

[69] B. C. Bao, Z. Liu, and J. P. Xu, "Steady periodic memristor oscillator with transient chaotic behaviours," *Electron. Lett.,* vol. 46, no. 3, pp. 237–238, 2010.

[70] B. Muthuswamy, "Implementing memristor based chaotic circuits," *Int. J. Bifurcat. Chaos Appl. Sci. Eng.,* vol. 20, no. 5, pp. 1335–1350, 2010.

[71] Z.-H. Lin and H.-X. Wang, "Image encryption based on chaos with PWL memristor in Chua's circuit," in *Proc. Int. Conf. Commun. Circuits Syst.,* 2009, pp. 964–968.

[72] A. Afifi, A. Ayatollahi, and F. Raissi, "Implementation of biologically plausible spiking neural network models on the memristor crossbar-based CMOS/nano circuits," in *Proc. Eur. Conf. Circuit Theory Design,* 2009, pp. 563–566.

[73] I. Ebong and P. Mazumder, "Memristor based STDP learning network for position detection," in *Proc. Int. Conf. Microelectron.,* 2010, pp. 292–295.

[74] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," *Nano Lett.,* vol. 10, no. 4, pp. 1297–1301, 2010.

[75] G. S. Snider, "Self-organized computation with unreliable, memristive nanodevices," *Nanotechnology,* vol. 18, no. 36, pp. 365202–365215, 2007.

[76] Kyungah, K. Insung, S. Jung, M. Jo, S. Park, J. Park, J. Shin, K. P. Biju, J. Kong, K. Lee, B. Lee, and H. Hwang, "Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device," *Nanotechnology,* vol. 22, no. 25, 254023, 2011.

[77] K. Likharev, A. Mayr, I. Muckra, and Ö. TÜRel, "CrossNets: High-performance neuromorphic architectures for CMOL circuits," *Ann. New York Acad. Sci.,* vol. 1006, no. 1, pp. 146–163, 2003.

[78] J. A. Pérez-Carrasco, C. Zamarreño-Ramos, T. Serrano-Gotarredona, and B. Linares-Barranco, "On neuromorphic spiking architectures for asynchronous STDP memristive systems," in *Proc. IEEE Int. Symp. Circuits Syst.,* 2010, pp. 1659–1662.

[79] S.-J. Choi, G.-B. Kim, K. Lee, K.-H. Kim, W.-Y. Yang, S. Cho, H.-J. Bae, D.-S. Seo, S.-I. Kim, and K.-J. Lee, "Synaptic behaviors of a single metal-oxide-metal resistive device," *Appl. Phys. A, Mater. Sci. Process.,* vol. 102, no. 4, pp. 1019–1025, 2011.

[80] G. D. Howard, E. Gale, L. Bull, B. D. L. Costello, and A. Adamatzky, "Evolving spiking networks with variable memristors," in *Proc. 13th Annu. Conf. Genetic Evol. Comput.,* Dublin, Ireland, 2011, pp. 1275–1282.

[81] D. Querlioz, O. Bichler, and C. Gamrat, "Simulation of a memristor-based spiking neural network immune to device variations," in *Proc. Int. Joint Conf. Neural Netw.,* 2011, pp. 1775–1781.

[82] F. Merrikh-Bayat, S. B. Shouraki, and A. Rohani, "Memristor crossbar-based hardware implementation of the IDS method," *IEEE Trans. Fuzzy Syst.,* vol. 19, no. 6, pp. 1083–1096, Dec. 2011.

[83] S. D. Ha and S. Ramanathan, "Adaptive oxide electronics: A review," *J. Appl. Phys.,* vol. 110, no. 7, pp. 071101–071101-20, Oct. 2011.

[84] L. O. Chua, "Memristor—The missing circuit element," *IEEE Trans. Circuit Theory,* vol. CT-18, no. 5, pp. 505–517, Sep. 1971.

[85] L. O. Chua and S. M. Kang, "Memristive devices and systems," *Proc. IEEE,* vol. 64, no. 2, pp. 209–223, Feb. 1976.

[86] C. M. Jung, E. S. Lee, K. S. Min, and S. M. Kang, "Compact verilog—A model of phase-change RAM transient behaviors for multi-level applications," *Semicond. Sci. Technol.,* vol. 10, 105018, Sep. 2011.

[87] S. Shin, K. Kim, and S.-M. Kang, "Compact models for memristors based on charge-flux constitutive relationships," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.,* vol. 29, no. 4, pp. 590–598, Apr. 2010.

[88] Z. Biolek, D. Biolek, and V. Biolkova, "SPICE model of memristor with nonlinear dopant drift," *Radioengineering,* vol. 18, no. 1, pp. 210–214, 2009.

[89] D. Biolek, Z. Biolek, and V. Biolkova, "SPICE modeling of memristive, memcapacitative and meminductive systems," in *Proc. Eur. Conf. Circuit Theory Design,* Aug. 2009, pp. 249–252.

[90] A. Rak and G. Cserey, "Macromodeling of the memristor in SPICE," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.,* vol. 29, no. 4, pp. 632–636, Apr. 2010.

[91] D. Batas and H. Fiedler, "A memristor SPICE implementation and a new approach for magnetic flux-controlled memristor modeling," *IEEE Trans. Nanotechnol.,* vol. 10, no. 2, pp. 250–255, Mar. 2011.

[92] H. Abdalla and M. D. Pickett, "Spice modeling of memristors," in *Proc. Int. Symp. Circuits Syst.,* 2011, pp. 1832–1835.

ABOUT THE GUEST EDITORS

Pinaki Mazumder (Fellow, IEEE) received the Ph.D. degree in computer engineering from the University of Illinois at Urbana-Champaign, Urbana, in 1988.

Currently, he is a Professor with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor. He has served as the lead Program Director of the Emerging Models and Technologies Program at the U.S. National Science Foundation, and worked for six years in industrial R&D centers that included AT&T Bell Laboratories, where in 1985 he started the CONES ProjectV, the first C modeling-based very large scale integration (VLSI) synthesis tool. He has published over 200 technical papers and four books on various aspects of VLSI research works. His research interests include current problems in nanoscale CMOS VLSI design, computer-aided design (CAD) tools and circuit designs for emerging technologies including quantum MOS and resonant tunneling devices, semiconductor memory systems, and physical synthesis of VLSI chips.

Dr. Mazumder was a recipient of Digital's Incentives for Excellence Award, BF Goodrich National Collegiate Invention Award, and DARPA Research Excellence Award. He is an American Association for the Advancement of Science (AAAS) Fellow (2008) and an IEEE Fellow for his contributions to the field of VLSI.

Sung Mo "**Steve**" **Kang** (Fellow, IEEE) received the B.S. degree from Fairleigh Dickinson University, Teaneck, NJ, in 1970, the M.S. degree from the State University of New York at Buffalo, Buffalo, in 1972, and the Ph.D. degree from the University of California, Berkeley, Berkeley, in 1975, all in electrical engineering.

He is SOE Distinguished Chair Professor of the Jack Baskin School of Engineering, University of California Santa Cruz (UC Santa Cruz), Santa Cruz, and Chancellor Emeritus of the University of California, Merced (UC Merced), Merced. From 2007 to 2011, he has served as the Chancellor of UC Merced. From 2001 to 2007, he was Dean of the Baskin School of Engineering and Professor of Electrical Engineering at UC Santa Cruz. From 1995 to 2000, he was Department Head of the Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign (UIUC), Urbana. Prior to UIUC, he was Supervisor of High-End Microprocessor Design with AT&T Bell Laboratories, Murray Hill, NJ, and also has served as a faculty member of Rutgers University, New Brunswick, NJ. He was a Visiting Professor at the University of Karlsruhe in 1997, the Technical University of Munich in 1998, KAIST in 2003, and the Swiss Federal Institute of Technology, Lausanne, in 1989, 2006, and 2012. He holds 15 patents, published over 400 papers, and coauthored ten books. His research interest includes low-power VLSI circuits and systems design; modeling and simulation of semiconductor devices and circuits; high-speed optoelectronic circuits and systems; and bioelectronic circuits and systems.

Dr. Kang has served as President of the Silicon Valley Engineering Council and President of the IEEE Circuits and Systems Society. His awards include the Distinguished Service Award from the IEEE Computer Society in 1990, the Meritorious Service Award from the IEEE Circuits and Systems Society in 1994, the Humboldt Research Award for Senior U.S. Scientists in 1996, the IEEE Graduate Teaching Technical Field Award in 1996, the IEEE CAS Society Technical Achievement Award in 1997, the KBS Award in 1998, the Semiconductor Research Corporation (SRC) Technical Excellence Award in 1999, the IEEE CAS Society Golden Jubilee Medal in 1999, the IEEE Third Millennium Medal in 2000, the Outstanding Alumnus Award in Electrical Engineering from UC Berkeley in 2001, the Mac E. Van Valkenburg Society Award of IEEE Circuits and Systems Society in 2005, the Chang-Lin Tien Education Leadership Award in 2007, the Gandhi-King-Ikeda Community Builder Award in 2007, the International Society for Quality Electronic Design Quality Award in 2008, the Distinguished Alumnus Award from Yonsei University in 2008, the Korean-American Leadership Award in 2008, He was inducted into the Silicon Valley Engineering Hall of Fame in 2009. In 2010, he was awarded

the Deokmyeong Engineering Award from the Korea Academy of Science and Technology. He also has served as the Founding Editor-in-Chief of the IEEE Transactions on Very Large Scale Integration (VLSI) System in 1992–1994, a Distinguished Lecturer of multiple IEEE societies and as a member of the Editorial Boards of the Proceeding of the IEEE, the IEEE Transactions on Circuits and Systems, the *International Journal of Circuit Theory and Applications*. He is a Fellow of the Association for Computing Machinery (ACM) and the American Association for the Advancement of Science (AASS), and a foreign member of the National Academy of Engineering, Korea and a member of the Korean Academy of Science and Technology and the California Council for Science and Technology.

Rainer Waser received the Ph.D. degree in physical chemistry from the University of Darmstadt, Darmstadt, Germany, in 1984.

He worked at the Philips Research Laboratory, Aachen, Germany, until he was appointed Professor at the Faculty of Electrical Engineering and Information Technology, RWTH Aachen University, Aachen, Germany, in 1992 and Director at the Institute of Solid State Research (IFF) at the Research Center Jülich, Jülich, Germany, in 1997. He is member of the Emerging Research Devices working group of the ITRS, and he has been collaborating with major semiconductor industries in Europe, the United States, and the Far East. Since 2002, he has been the coordinator of the research program Nanoelectronic Systems within the Germany national research centers in the Helmholtz Association. In 2007, he cofounded the Jülich Aachen Research Alliance, Fundamentals of Future Information Technology (JARA-FIT). Together with Dr. Wuttig, professor at the faculty of physics at the RWTH Aachen University, he heads a collaborative research center on resistively switching chalcogenides for future electronics (SFB 917) which comprises 14 institutes within JARA-FIT and has been funded by the German national science foundation (DFG) since 2011. He was Adjunct Professor at the Xi'an Jiaotong University, China, from 2004 to 2008. His research interests are focused on fundamental aspects of electronic materials and on such integrated devices as nonvolatile memories, specifically resistive memories, logic devices, sensors, and actuators. He holds 12 patents. He has published over 500 peer-reviewed papers, which received over 12 000 citations, and edited eight books. He is known beyond his own research community as the editor of the text book *Nanoelectronics and Information Technology* (Berlin, Germany: Wiley-VCH, 1st ed., 2003, 1000 pages), which has recently been completely updated and revised in its third edition.

Dr. Waser was the recipient of several awards, including the Carl Wagner Prize 1988 by the Max-Planck-Institute Göttingen, the Edward C. Hughes Award from the American Ceramic Society in 1994 and 2000, and the IEEE Ultrasonics, Ferroelectrics, and Frequency Control Society (UFFC) Recognition Award 2000. He has organized several international conferences, and he initiated the first *Nature* Conference "Frontiers in Electronics Materials" to be held in Aachen in June 2012.