A dual offset gate thin-film transistor

A four-terminal thin-film transistor which provides voltage amplification with variable transconductance and threshold is described. The device structure incorporates the novel feature of asymmetric insulated gates on the opposite faces of a polycrystalline cadmium selenide film. Experimental data describing the device operation are presented.