A multiple bits error correction method based on cyclic redundancy check codes

A method which links the judge and data check is provided. The method realizes the ability of multiple bits error correction using cyclic redundancy check codes. The error correction principle and realization method are described in detail. The key parameters design of the method is analyzed. The simulation results show that the multiple bits error correction method can improve the bit error rate and packet error rate effectively.