

# IPFA 2008 TABLE OF CONTENTS

- 1.1 **KEYNOTE ADDRESS:** Trends and Requirements of Future High-Performance CMOS  
A. Khakifirooz and **D.A. Antoniadis** / *Massachusetts Institute of Technology, USA*
- 1.2 **KEYNOTE ADDRESS:** Advance Packaging Requirements for Next Generation  
Microprocessors  
**R. Master** / *Advanced Micro Devices, USA*

## SESSION 2: ADVANCED FA I

- 2.0 **INVITED PAPER:** Scale, Function and Materials: Debug and Diagnosis in Electronic Device Technology  
Roadmap  
**C. Boit** / *Berlin University of Technology, Germany*
- 2.1 Scan-Based ATPG Diagnostic and Optical Techniques Combination: A New Approach to Improve  
Accuracy of Defect Isolation in Functional Logic Failure  
A. Machouat<sup>1</sup>, G. Haller<sup>1</sup>, V. Goubier<sup>1</sup>, D. Lewis<sup>2</sup>, V. Pouget<sup>2</sup>, P. Fouillat<sup>2</sup>, F. Essely<sup>2</sup> and P. Perdu<sup>3</sup> /  
<sup>1</sup>*STMicroelectronics, France*; <sup>2</sup>*IMS Laboratory, France*; <sup>3</sup>*Centre National d'Etudes Spatiales, France*
- 2.2 Effect of Refractive Solid Immersion Lens Parameters on the Enhancement of Laser Induced Fault  
Localization Techniques  
S.H. Goh<sup>1</sup>, ACT Quah<sup>1</sup>, CJR Sheppard<sup>1</sup>, CM Chua<sup>2</sup>, LS Koh<sup>2</sup>, JCH Phang<sup>1,2</sup> / <sup>1</sup>*National University of  
Singapore*; <sup>2</sup>*SEMICAPS, Singapore*
- 2.3 Application of FIB Circuit Edit Combined with TIVA in Advanced Failure Analysis  
D. Zhu, S.P. Neo, S.K Loh and E. Er / *Chartered Semiconductor Manufacturing, Singapore*
- 2.4 Failure Analysis Enhancement by Evaluating the Thermal Laser Stimulation Impact on Analog Ics  
M. Sienkiewicz<sup>1,2</sup>, P. Perdu<sup>1</sup>, A. Firti<sup>2</sup>, O.Crepel<sup>2</sup> and D.Lewis<sup>3</sup> / <sup>1</sup>*CNES – French Space Agency, France*;  
<sup>2</sup>*Freescale Semiconductor, France*; <sup>3</sup>*Université de Bordeaux I, France*
- 2.5 The Helium Ion Microscope for High Resolution Imaging, Materials Analysis and FA Applications  
W.B. Thompson, J. Notte, L. Scipioni and L. Stern / *Carl Zeiss SMT, USA*

## SESSION 3: RELIABILITY EVALUATION & ESD

- 3.0 **ESREF 2007 BEST PAPER:** Time Resolved Determination of Electrical Field Distributions Within  
Dynamically Biased Power Devices by Spectral EBIC Investigations  
A. Pugatschow, R. Heiderhoff and **L.J. Balk** / *University of Wuppertal, Germany*
- 3.1 Humidity-Induced Semiconductor Device Electrical Reliability Failures: Mechanism and Wafer-Level Risk  
Evaluation/ Electrical Screening-Test Proposal  
P. Jacob<sup>1,2</sup> and G. Nicoletti<sup>1</sup> / <sup>1</sup>*EMPA Swiss Federal Laboratories for Materials Testing and Research,  
Switzerland*; <sup>2</sup>*EM Microelectronic Marin SA, Switzerland*
- 3.2 A Case Study on Different Test Screening Techniques for ICs with High Resistance Vias Interconnects  
Issues  
D. Sim, Y.C. Tan, F. Low, E.G. Foo / *Systems on Silicon Manufacturing Co., Singapore*
- 3.3 A Novel ESD Device Structure with Fully Silicide Process for Mixed High/Low Voltage Operation  
J.H. Lee<sup>1</sup>, J.R. Shih<sup>1</sup>, D.H. Yang<sup>2</sup>, J.F. Chen<sup>2</sup> and K. Wu<sup>1</sup> / <sup>1</sup>*Taiwan Semiconductor Manufacturing  
Company, Taiwan*; <sup>2</sup>*National Cheng Kung University, Taiwan*
- 3.4 Optimization on SCR Device with Low Capacitance for On-Chip ESD Protection in UWB RF Circuits  
C.Y. Lin and M.D. Ker / *National Chiao-Tung University, Taiwan*

#### SESSION 4: BEOL I – METALLIZATION RELIABILITY

- 4.0 **INVITED PAPER:** Using Line-Length Effects to Optimize Circuit-Level Reliability  
**C.V. Thompson** / *Massachusetts Institute of Technology, USA*
- 4.1 Statistical Modeling of Via Redundancy Effects on Interconnect Reliability  
N. Raghavan<sup>1</sup> and C.M. Tan<sup>2</sup> / <sup>1</sup>*National University of Singapore*; <sup>2</sup>*Nanyang Technological University, Singapore*
- 4.2 Effects of Pulsed Current on Electromigration Lifetime  
M.K. Lim<sup>1,2</sup>, C.L. Gan<sup>1</sup>, T.L. Tan<sup>2</sup>, Y.C. Ee<sup>2</sup>, B.C. Zhang<sup>2</sup> and J.B. Tan<sup>2</sup> / <sup>1</sup>*Nanyang Technological University, Singapore*; <sup>2</sup>*Chartered Semiconductor Manufacturing, Singapore*
- 4.3 TCAD Solutions for Submicron Copper Interconnect  
H.Ceric, R.L.de Orio, J. Cervenka and S. Selberherr / *Institute for Microelectronics, Austria*
- 4.4 Investigation on the Mechanism of the Leakage Failure Between Poly Gate and Contact in Subnano Technology  
Q.F. Wang, S.L. Toh, Q. Deng, P.K. Tan, K. Li, J. Teong, Z.H. Mai and J. Lam / *Chartered Semiconductor Manufacturing, Singapore*

#### SESSION 5: ADVANCED FA II

- 5.0 **ISTFA 2007 BEST PAPER:** Raman-IR micro-Thermography Tool for Reliability and Failure Analysis of Electronic Devices  
**A. Sarua**<sup>1</sup>, J. Pomeroy<sup>1</sup>, M. Kuball<sup>1</sup>, A. Falk<sup>2</sup>, G. Albright<sup>2</sup>, M. J. Uren<sup>3</sup> and T. Martin<sup>3</sup> / <sup>1</sup>*University of Bristol, United Kingdom*; <sup>2</sup>*Quantum Focus Instruments, USA*; <sup>3</sup>*QinetiQ Ltd, United Kingdom*
- 5.1 An Application of C-AFM as a Tool for SRAM Soft Single-Column Failure Analysis in Advanced HV Technologies  
H.S. Lin, M.S. Wu and Y.M. Tsou / *United Microelectronics Corporation, Taiwan*
- 5.2 Conductive Atomic Force Microscopy Failure Analysis for SOI Devices  
S.H. Lim, X.H. Zheng, C.W. Teo, V. Narang, B.H. Teo and J.M. Chin / *Advanced Micro Devices, Singapore*
- 5.3 Advanced Localization Technique of Failures in Packages / IO-Stages of Chips Using Vector Network Analyser  
B. Krueger, H. Pohl, F. Schumann and S. Schoemann / *Infineon Technologies AG, Germany*
- 5.4 Device-Level Fault Isolation of Advanced Flip-Chip Devices using Scanning SQUID Microscopy  
C.W. Teo, H.E. Lwin, V. Narang and J.M. Chin / *Advanced Micro Devices, Singapore*
- 5.5 Test Structure Failed Node Localization and Analysis From Die Backside  
Y.G. Li, S.H. Tan and W.R. Sun / *Systems on Silicon Manufacturing Company, Singapore*

#### SESSION 6: PACKAGE FAILURE ANALYSIS & RELIABILITY

- 6.0 **INVITED PAPER:** Reliability of Cu pillar bump for Flip Chip and 3-D SiP  
B.J. Kim<sup>1</sup>, G.T. Lim<sup>2</sup>, J. Kim<sup>3</sup>, K. Lee<sup>3</sup>, Y.B. Park<sup>2</sup> and **Y.C. Joo**<sup>1</sup> / <sup>1</sup>*Seoul National University, Korea*; <sup>2</sup>*Andong National University, Korea*; <sup>3</sup>*Amkor Technology, Korea*
- 6.1 Case Study of Copper Dendrite Growth Under HAST Test  
S.A. Kim, D.S. Ahn, Y.H. Eum, D.H. Kim and Y.B. Kim / *QRT Semiconductor, Korea*

- 6.2 Effect of Bonding Pressure on the Bond Strengths of Low Temperature Ag-In Bonds  
I.M. Riko<sup>1</sup>, C.L. Gan<sup>1</sup>, C.K Lee<sup>2,3</sup>, L.L. Yan<sup>2</sup>, A. Yu<sup>2</sup> and S.W. Yoon<sup>2</sup> / <sup>1</sup>Nanyang Technological University, Singapore; <sup>2</sup>Institute of Microelectronics, Singapore; <sup>3</sup>National University of Singapore
- 6.3 Early Whisker Detection through Intermetallic Compound (IMC) Grain Size  
Y.Y. Tan, D. On and J. Krishnan / *Infineon Technology, Malaysia*
- 6.4 IMC Growth and DR4 Open on TSOP Package  
C. Wu, T.F. Lam, X. Song, B. Chen, M. Sun and X. Wang/ *Spansion, China*
- 6.5 Lid Adhesive Failure Study for Flip Chip Packaging  
M.C. Ong<sup>1</sup>, X.L. Zhao<sup>1</sup>, P.P. Joman<sup>1</sup>, J. M. Chin<sup>1</sup> and R.N. Master<sup>2</sup> / <sup>1</sup>Advanced Micro Devices, Singapore; <sup>2</sup>Advanced Micro Devices, USA

#### SESSION 7: POSTER PRESENTATIONS

- 7.1 CAFM Detection of Resistive Tungsten Contacts in DRAM Devices  
E. Ng<sup>1</sup>, D. Lam<sup>1</sup> and X. Zheng<sup>2</sup> / <sup>1</sup>Micron Semiconductor Asia, Singapore; <sup>2</sup>Nanyang Polytechnic, Singapore
- 7.2 Application of Conductive Atomic Force Microscopy to Study the In-line Electrical Defects  
S.L. Toh, Q. Deng, W.T. Tang, V. Lim, F.H. Gn, P.K. Tan, H.Tan, Z.H. Mai, J. Lam / *Chartered Semiconductor Manufacturing, Singapore*
- 7.3 Investigation of Soft Fail Issue in Sub-Nanometer Devices Using Nanoprobing Technique  
E. Hendarto, H.B. Lin, S.L. Toh, P.K. Tan, Y.W. Goh, Z.H. Mai and J. Lam / *Chartered Semiconductor Manufacturing, Singapore*
- 7.4 Failure Analysis of 65nm Technology Node SRAM Soft Failure  
C.Q. Chen, E. Er, S.P. Neo, S.K. Loh, Q.X. Wang, and J.Teong / *Chartered Semiconductor Manufacturing, Singapore*
- 7.5 A Simple Method for TEM Sample Preparation Without Carbon Film Background  
M.L. Lee and R.D. Lin / *United Microelectronics Corporation, Singapore*
- 7.6 Improved Image Processing To Enhance Thermal Laser Stimulation Signal  
A. Deyine-Barth, P. Perdu and K. Sanchez / *CNES-THALES Laboratory, France*
- 7.7 Near-Infrared Spectroscopic Photon Emission Microscopy of 0.13  $\mu\text{m}$  Silicon nMOSFETs and pMOSFETs  
S.L. Tan<sup>1</sup>, J.K.J. Teo<sup>1</sup>, K.H. Toh<sup>1</sup>, D. Isakov<sup>1</sup>, D.S.H. Chan<sup>1</sup>, L.S. Koh<sup>2</sup>, C.M. Chua<sup>2</sup> and J.C.H. Phang<sup>1,2</sup> / <sup>1</sup>National University of Singapore; <sup>2</sup>SEMICAPS, Singapore
- 7.8 IC Package Inspection with Nanofocus X-ray Tubes and NanoCT  
H. Roth, Z.H. He, T. Paul / *phoenix|x-ray Systems + Services, Germany*
- 7.9 EMMI Analysis on Silicon Solar Cell  
B. Yeh, R. Huang, K. Chung, A. Chang and C.H. Chu / *Materials Analysis Technology, Taiwan*
- 7.10 Backside GMR Magnetic Microscopy for Flip Chip and Related Microelectronic Devices  
M. Hechtl / *Infineon Technologies AG, Germany*
- 7.11 Chemical and Physical Characterization Techniques in Highlighting Intermetallic Compound (IMC) Formation  
J.C.M. Fernandez / *Fairchild Semiconductor, Philippines*

- 7.13 A Novel Pseudo Tri-Gate Vertical MOSFET with Source/Drain Tie  
J.T. Lin, Y.C. Tsai, Y.C. Eng, S.S. Kang, Y.M. Tseng H.J. Tseng and P.H. Lin / *National Sun Yat-Sen University, Taiwan*
- 7.14 Simulation of the Multi-Source/Drain SOI MOSFET  
P.H. Lin, S.S. Kang, J.T. Lin and Y.C. Eng / *National Sun Yat-Sen University, Taiwan*
- 7.15 Stress-Induced Degradation in Strain-Engineered nMOSFETs  
T.K. Maiti, S.S. Mahato, M.K. Bera, M. Sengupta, P. Chakraborty, C. Mahata, A. Chakraborty and C.K. Maiti / *Indian Institute of Technology Kharagpur, India*
- 7.16 DIBL in Short-Channel Strained-Si n-MOSFET  
S.S. Mahato<sup>1</sup>, P. Chakraborty<sup>1</sup>, T.K. Maiti<sup>1</sup>, M.K. Bera<sup>1</sup>, C. Mahata<sup>1</sup>, M. Sengupta<sup>1</sup>, A. Chakraborty<sup>1</sup>, S.K. Sarkar<sup>2</sup> and C. K. Maiti<sup>1</sup> / <sup>1</sup>*Indian Institute of Technology Kharagpur, India;* <sup>2</sup>*Jadavpur University, India*
- 7.17 Influence of Hydrogen Annealing on NBTI Performance  
L.J. Jin, H.P. Kuan, D. Sim and M. Mukhopadhyaya / *Systems on Silicon Manufacturing Co., Singapore*
- 7.18 Reliability of ZrO<sub>2</sub>/GeO<sub>x</sub>N<sub>y</sub> Stacked High-k Dielectrics on Ge under Dynamic and Pulsed Voltage Stress  
C. Mahata<sup>1</sup>, M. K. Bera<sup>1</sup>, P.K. Bose<sup>2</sup>, A. Chakraborty<sup>1</sup>, M. SenGupta<sup>1</sup> and C. K. Maiti<sup>1</sup> / <sup>1</sup>*Indian Institute of Technology Kharagpur, India;* <sup>2</sup>*Jadavpur University, India*

#### **SESSION 8: NOVEL DEVICES I - SOLAR CELLS & MEMORY**

- 8.0 **INVITED PAPER:** Trends in Solar Cell Research  
**R. Mertens** / *IMEC and K.U.Leuven, Belgium*
- 8.1 Au Nanocrystal Flash Memory Reliability and Failure Analysis  
P.K. Singh<sup>1,2</sup>, K.K. Singh<sup>1</sup>, R. Hofmann<sup>1</sup>, K. Armstrong<sup>1</sup>, N. Krishna<sup>1</sup> and S. Mahapatra<sup>2</sup> / <sup>1</sup>*Applied Materials, USA;* <sup>2</sup>*Indian Institute of Technology Bombay, India*
- 8.2 Characterization and Modeling of Program/Erase Induced Device Degradation in 2T-FNFN-NOR Flash Memories  
G.Q. Tao, H. Chauveau, D. Boter, E. Vegt, D. Dormans and R. Verhaar / *NXP Semiconductors, The Netherlands*
- 8.3 The Effect of Band Gap Engineering of the Nitride Storage Node on Performance and Reliability of Charge Trap Flash  
S. Chandrashekar<sup>2</sup>, U. Ganguly<sup>1</sup>, K.K. Singh<sup>1</sup>, C. Olsen<sup>1</sup>, S. Seutter<sup>1</sup>, G. Conti<sup>1</sup>, K. Ahmed<sup>1</sup>, N. Krishna, J. Vasi<sup>2</sup> and S. Mahapatra<sup>2</sup> / <sup>1</sup>*Applied Materials, USA;* <sup>2</sup>*Indian Institute of Technology Bombay, India*
- 8.4 A Novel Dual-BBHH Erasing Scheme to Improve Endurance and Retention Performances for Localized Charge Trapping Memories  
G.J. Shi<sup>1</sup>, L.Y. Pan<sup>1,2</sup>, R. Ritzenthaler<sup>1</sup>, L. Sun<sup>1</sup>, Z.G. Zhang<sup>1,2</sup> and J. Xu<sup>1,2</sup> / <sup>1</sup>*Institute of Microelectronics of the Tsinghua University, China;* <sup>2</sup>*Tsinghua National Laboratory for Information Science and Technology, China*
- 8.5 Study on SRAM Soft Failure Using Planar-View Transmission Electron Microscopy Techniques  
P. Liu, K. Li, Y. Li, C.Q. Chen, E. Er and J. Teong / *Chartered Semiconductor Manufacturing, Singapore*

## SESSION 9: FEOL

- 9.0 **INVITED PAPER:** Review of Reliability Issue in High-k/Metal Gate Stacks  
**G. Groeseneken** / *IMEC, Belgium*
- 9.1 A New TDDDB Lifetime Bi-Model for eDRAM MIM Capacitor with ZrO<sub>2</sub> High-K Dielectrics  
S.W. Chang, C.L. Chen, C.J. Wang and K. Wu / *Taiwan Semiconductor Manufacturing Company, Taiwan*
- 9.2 A Rigorous Model for Trapping and Detrapping in Thin Gate Dielectrics  
W. Goes, M. Karner, V. Sverdlov and T. Grasser / *Institute for Microelectronics, Austria*
- 9.3 The Impact of Gate Dielectric Nitridation Methodology on NBTI of SiON p-MOSFETs as Studied by UF-OTF Technique  
V. D. Maheta<sup>1</sup>, C. Olsen<sup>2</sup>, K. Ahmed<sup>2</sup> and S. Mahapatra<sup>1</sup> / <sup>1</sup>*Indian Institute of Technology Bombay, India;*  
<sup>2</sup>*Applied Materials, USA*
- 9.4 Trapping and De-trapping Characteristics in PBTI and Dynamic PBTI between HfO<sub>2</sub> and HfSiON Gate Dielectrics  
W.L. Lin<sup>1</sup>, Y.J. Lee<sup>2</sup>, W.C. Lo<sup>1</sup>, K.S. Chen<sup>2</sup>, Y.T. Hou<sup>4</sup>, K.C. Lin<sup>4</sup> and T.S. Chao<sup>1</sup> / <sup>1</sup>*National Chiao-Tung University, Taiwan;* <sup>2</sup>*National Nano Device Laboratories, Taiwan;* <sup>4</sup>*Taiwan Semiconductor Manufacturing Company, Taiwan*
- 9.5 A Study of NBTI in HfSiON/TiN p-MOSFETs Using Ultra-Fast On-The-Fly (UF-OTF) I<sub>DLIN</sub> Technique  
S. Deora and S. Mahapatra / *Indian Institute of Technology Bombay, India*

## SESSION 10: PHYSICAL & CHEMICAL CHARACTERIZATION

- 10.0 **INVITED PAPER:** Nanoanalysis of High-k Dielectrics on Semiconductors  
**A.J. Craven**<sup>1</sup>, M. MacKenzie<sup>1</sup> and D.W. McComb<sup>2</sup> / <sup>1</sup>*University of Glasgow, United Kingdom;* <sup>2</sup>*Imperial College London, United Kingdom*
- 10.1 Physical Characterization Challenges in 45nm Technology Node  
K. Li, P. Liu, Q. Wang, I. Tee and J. Teong / *Chartered Semiconductor Manufacturing, Singapore*
- 10.2 Understanding Soft Defect Localization Set-Points for Reducing Cause-Not-Founds in Integrated Circuits  
V.K.Ravikumar, S.L. Phoa, V. Narang and J.M. Chin / *Advanced Micro Devices, Singapore*
- 10.3 Gate Oxide Integrity Failure Caused by Molybdenum Contamination Introduced in the Ion Implantation  
D. Gui, Y.H. Huang, G.B. Ang, Z.X. Xing, Z.Q. Mo, Y.N. Hua and J. Teong / *Chartered Semiconductor Manufacturing, Singapore*
- 10.4 Tool Cleanliness Characterization for Improving Productivity and Yields  
V.K.F. Chia / *Air Liquide – Balazs Analytical Services, Singapore*
- 10.5 Studies and Applications of Standardless EDX Quantification Method in Failure Analysis of Wafer Fabrication  
Y.N. Hua, B.H. Liu, Z.Q. Mo, J. Teong / *Chartered Semiconductor Manufacturing, Singapore*

## SESSION 11: BEOL II – LOW-K & ADVANCED INTERCONNECTS

- 11.0 **INVITED PAPER:** New Models for Interconnect Failure in Advanced IC Technology  
J. Lloyd / *IBM, USA*
- 11.1 Interfacial characterization of ultra low-k film ( $\kappa=2.55$ ) with Time of Flight Secondary Ion Mass Spectrometry (TOF-SIMS)  
J. Widodo, Z.X. Xing, Z.Q. Mo, T. Ouyang, D. Gui, Y.N Hua, H. Liu and W. Lu / *Chartered Semiconductor Manufacturing, Singapore*
- 11.2 Etching of Copper in Deionized Water Rinse  
J. Gambino<sup>1</sup>, J. Robbins<sup>1</sup>, T. Rutkowski<sup>1</sup>, C. Johnson<sup>1</sup>, K. DeVries<sup>1</sup>, D. Rath<sup>2</sup>, P. Vereecken<sup>3</sup>, E. Walton<sup>2</sup>, B. Porth<sup>1</sup>, M. Wenner<sup>1</sup>, T. McDevitt<sup>1</sup>, J. Chapple-Sokol<sup>1</sup> and S. Luce<sup>1</sup> / <sup>1</sup>*IBM Microelectronics, USA*; <sup>2</sup>*IMEC, Belgium*; <sup>3</sup>*IBM T.J. Watson Research Center, USA*
- 11.3 Current-Induced Breakdown of Carbon Nanofiber Interconnects  
H. Kitsuki, T. Saito, T. Yamada, D. Fabris, P. Wilhite, M. Suzuki and C.Y. Yang / *Santa Clara University, USA*
- 11.4 Solderability and Reliability of Printed Electronics  
B. Salam and B.L. Lok / *Singapore Institute of Manufacturing Technology, Singapore*

## SESSION 12: NOVEL DEVICES II

- 12.1 The Device Characteristics of Partially Undoped Poly-Silicon Gate P-LDMOS Power Transistors  
R.Y. Su<sup>1</sup>, P.Y. Chiang<sup>1</sup>, J. Gong<sup>1</sup>, J.L. Tsai<sup>2</sup>, T.Y. Huang<sup>2</sup>, Mingo Liu<sup>2</sup> and C.C. Choub<sup>2</sup> / <sup>1</sup>*National Tsing Hua University, Taiwan*; <sup>2</sup>*Taiwan Semiconductor Manufacturing Company, Taiwan*
- 12.2 Hot Carrier Degradation in Nanowire (NW) FinFETs  
T.K. Maiti, M.K. Bera, S.S. Mahato, P.Chakraborty, C.Mahata, M.Sengupta, A.Chakraborty and C.K. Maiti / *Indian Institute of Technology Kharagpur, India*
- 12.3 Degradation of Metal-Induced Laterally Crystallized n-Type Poly-Si Thin-Film Transistors Under Dynamic Voltage Stress  
M. Zhang, M.X. Wang and H.S. Wang / *Soochow University, China*
- 12.4 Failure Analysis Matrix of Light Emitting Diodes for General Lighting Applications  
N. Hwang / *Korea Photonics Technology Institute, Korea*
- 12.5 Failure Site Isolation on Passive RFID Tags  
B. Sood<sup>1</sup>, D. Das<sup>1</sup>, M. Azarian<sup>1</sup>, M. Pecht<sup>1</sup>, B. Bolton<sup>2</sup> and T. Lin<sup>3</sup> / <sup>1</sup>*University of Maryland, USA*; <sup>2</sup>*Motorola Inc., USA*; <sup>3</sup>*Motorola Electronics, Singapore*