Analog design challenges in nanometer CMOS technologies | IEEE Conference Publication | IEEE Xplore