Mixed bus width architecture for low cost AES VLSI design | IEEE Conference Publication | IEEE Xplore