Practical implementation of successive interference cancellation in DS/CDMA systems

This paper addresses the practical implementation of successive interference cancellation (SIC) for DS/CDMA systems. The practical aspects of such an implementation are discussed and an FPGA-based detector employing SIC are presented. An important aspect is the integration of power control and interference cancellation which has several benefits.