

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



JANUARY 2012

VOLUME 47

NUMBER 1

IJSCBC

(ISSN 0018-9200)

SPECIAL ISSUE ON THE 2011 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

Introduction to the Special Issue on the 2011 IEEE International Solid-State Circuits Conference	3
..... <i>A. Wang, K. Takeuchi, T. Karnik, M. Ghovanloo, and S. Shigematsu</i>	
ENERGY EFFICIENT DIGITAL PAPERS	
A Highly Parallel and Scalable CABAC Decoder for Next Generation Video Coding ... <i>V. Sze and A. P. Chandrakasan</i>	8
..... <i>D. Jeon, M. Seok, C. Chakrabarti, D. Blaauw, and D. Sylvester</i>	
A Super-Pipelined Energy Efficient Subthreshold 240 MS/s FFT Core in 65 nm CMOS	23
..... <i>N. Ickes, G. Gammie, M. E. Sinangil, R. Rithe, J. Gu, A. Wang, H. Mair, S. Datta, B. Rong, S. Honnavara-Prasad, L. Ho, G. Baldwin, D. Buss, A. P. Chandrakasan, and U. Ko</i>	
A 28 nm 0.6 V Low Power DSP for Mobile Applications <i>N. Ickes, G. Gammie, M. E. Sinangil, R. Rithe, J. Gu, A. Wang, H. Mair, S. Datta, B. Rong, S. Honnavara-Prasad, L. Ho, G. Baldwin, D. Buss, A. P. Chandrakasan, and U. Ko</i>	35
A 62 mV 0.13 μ m CMOS Standard-Cell-Based Design Technique Using Schmitt-Trigger Logic	47
..... <i>N. Lotze and Y. Manoli</i>	
A 70-Mb/s 100.5-dBm Sensitivity 65-nm LP MIMO Chipset for WiMAX Portable Router	
..... <i>S. Liao, Y.-S. Chang, C.-H. Wu, H.-C. Tsai, H.-H. Chen, M. Chen, C.-W. Hsueh, J.-B. Lin, D.-K. Juang, S.-A. Yang, C.-T. Liu, T.-P. Lee, J.-R. Chen, C.-H. Shih, B. Hong, H.-R. Hsu, C.-Y. Wang, M.-S. Lin, W.-H. Tseng, C.-H. Yang, L. C. Lee, T.-J. Jheng, W.-W. Yang, M.-Y. Chao, and J.-S. Pan</i>	61
MEMORY PAPERS	
A 151-mm ² 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology	
..... <i>K. Fukuda, Y. Watanabe, E. Makino, K. Kawakami, J. Sato, T. Takagiwa, N. Kanagawa, H. Shiga, N. Tokiwa, Y. Shindo, T. Ogawa, T. Edahiro, M. Iwai, O. Nagao, J. Musha, T. Minamoto, Y. Furuta, K. Yanagidaira, Y. Suzuki, D. Nakamura, Y. Hosomura, R. Tanaka, H. Komai, M. Muramoto, G. Shikata, A. Yuminaka, K. Sakurai, M. Sakai, H. Ding, M. Watanabe, Y. Kato, T. Miwa, A. Mak, M. Nakamichi, G. Hemink, D. Lee, M. Higashitani, B. Murphy, B. Lei, Y. Matsunaga, K. Naruke, and T. Hara</i>	75
Highly Reliable and Low Power SSD Using Asymmetric Coding and Stripe Bitline-Pattern Elimination Programming ...	
..... <i>S. Tanakamaru, C. Hung, and K. Takeuchi</i>	85
A 64 Mb SRAM in 32 nm High-k Metal-Gate SOI Technology With 0.7 V Operation Enabled by Stability, Write-Ability and Read-Ability Enhancements	
..... <i>H. Pilo, I. Arsovsi, K. Batson, G. Braceras, J. Gabric, R. Houle, S. Lamphier, C. Radens, and A. Seferagic</i>	97

A 1.2 V 12.8 GB/s 2 Gb Mobile Wide-I/O DRAM With 4 × 128 I/Os Using TSV Based Stacking	107
..... J.-S. Kim, C. S. Oh, H. Lee, D. Lee, H. R. Hwang, S. Hwang, B. Na, J. Moon, J.-G. Kim, H. Park, J.-W. Ryu, K. Park, S. K. Kang, S.-Y. Kim, H. Kim, J.-M. Bang, H. Cho, M. Jang, C. Han, J.-B. Lee, J. S. Choi, and Y.-H. Jun	
An Energy-Efficient and High-Speed Mobile Memory I/O Interface Using Simultaneous Bi-Directional Dual (Base+RF)-Band Signaling	117
..... G.-S. Byun, Y. Kim, J. Kim, S.-W. Tam, and M.-C. F. Chang	
A 1.6 V 1.4 Gbp/s/pin Consumer DRAM With Self-Dynamic Voltage Scaling Technique in 44 nm CMOS Technology ...	131
..... H.-W. Lee, K.-H. Kim, Y.-K. Choi, J.-H. Sohn, N.-K. Park, K.-W. Kim, C. Kim, Y.-J. Choi, and B.-T. Chung	
A Low-Voltage 1 Mb FRAM in 0.13 μ m CMOS Featuring Time-to-Digital Sensing for Expanded Operating Margin ...	141
..... M. Qazi, M. Clinton, S. Bartling, and A. P. Chandrakasan	
<hr/>	
HIGH PERFORMANCE DIGITAL PAPERS	
Circuit and Physical Design Implementation of the Microprocessor Chip for the zEnterprise System	151
..... J. Warnock, Y.-H. Chan, S. Carey, H. Wen, P. Meaney, G. Gerwig, H. H. Smith, Y. Chan, J. Davis, P. Bunce, A. Pelella, D. Rodko, P. Patel, T. Strach, D. Malone, F. Malgioglio, J. Neves, D. L. Rude, and W. Huott	
Design of the Two-Core x86-64 AMD “Bulldozer” Module in 32 nm SOI CMOS	164
..... H. McIntyre, S. Arekapudi, E. Busta, T. Fischer, M. Golden, A. Horiuchi, T. Meneghini, S. Naffziger, and J. Vinh	
A 32 nm, 3.1 Billion Transistor, 12 Wide Issue Itanium® Processor for Mission-Critical Servers	177
..... R. Riedlinger, R. Arnold, L. Biro , B. Bowhill, J. Crop, K. Duda, E. S. Fetzer, O. Franzia, T. Grutkowski, C. Little, C. Morganti, G. Moyer, A. Munch, M. Nagarajan, C. Parks, C. Poirier, B. Repasky, E. Roytman, T. Singh, and M. W. Stefaniw	
A Fully Integrated Multi-CPU, Processor Graphics, and Memory Controller 32-nm Processor	194
..... M. Yaffe, M. Mehalek, E. Knoll, J. Shor, T. Kurts, E. Altshuler, E. Fayneh, K. Luria, and M. Zelikson	
A Fully-Integrated 3-Level DC-DC Converter for Nanosecond-Scale DVFS	206
A Low-Power Integrated x86-64 and Graphics Processor for Mobile Computing Devices	220
..... D. Foley, P. Bansal, D. Cherepacha, R. Wasmuth, A. Gunasekar, S. Gutta, and A. Naini	
<hr/>	
IMAGING, MEMS, MEDICAL, AND DISPLAYS PAPERS	
A 0.013 mm ² , 5 μ W, DC-Coupled Neural Signal Acquisition IC With 0.5 V Supply	232
..... R. Muller, S. Gambini, and J. M. Rabaey	
A Neural Stimulator Frontend With High-Voltage Compliance and Programmable Pulse Shape for Epiretinal Implants ...	244
..... E. Noorsal, K. Sooksood, H. Xu, R. Hornig, J. Becker, and M. Ortmanns	
A Light-Field Image Sensor in 180 nm CMOS	257
..... A. Wang and A. Molnar	
A Low-Noise High Intrinsic Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC	272
..... M.-W. Seo, S.-H. Suh, T. Iida, T. Takasawa, K. Isobe, T. Watanabe, S. Itoh, K. Yasutomi, and S. Kawahito	
<hr/>	
TECHNOLOGY DIRECTIONS PAPERS	
An 8-Bit, 40-Instructions-Per-Second Organic Microprocessor on Plastic Foil	284
..... K. Myny, E. van Veenendaal, G. H. Gelinck, J. Genoe, W. Dehaene, and P. Heremans	
A 3.3 V 6-Bit 100 kS/s Current-Steering Digital-to-Analog Converter Using Organic P-Type Thin-Film Transistors on Glass	292
..... T. Zaki, F. Ante, U. Zschieschang, J. Butschke, F. Letzkus, H. Richter, H. Klauk, and J. N. Burghartz	
A 100-V AC Energy Meter Integrating 20-V Organic CMOS Digital and Analog Circuits With a Floating Gate for Process Variation Compensation and a 100-V Organic pMOS Rectifier	301
..... K. Ishida, T.-C. Huang, K. Honda, T. Sekitani, H. Nakajima, H. Maeda, M. Takamiya, T. Someya, and T. Sakurai	
A 0.24-nJ/b Wireless Body-Area-Network Transceiver With Scalable Double-FSK Modulation	310
..... J. Bae, K. Song, H. Lee, H. Cho, and H.-J. Yoo	
A 75 μ W Real-Time Scalable Body Area Network Controller and a 25 μ W ExG Sensor IC for Compact Sleep Monitoring Applications	323
..... S. Lee, L. Yan, T. Roh, S. Hong, and H.-J. Yoo	
A 3- μ W CMOS Glucose Sensor for Wireless Contact-Lens Tear Glucose Monitoring	335
..... Y.-T. Liao, H. Yao, A. Lingley, B. Parviz, and B. P. Otis	
Silicon Photonic Switches Hybrid-Integrated With CMOS Drivers	345
..... A. V. Rylyakov, C. L. Schow, B. G. Lee, W. M. J. Green, S. Assefa, F. E. Doany, M. Yang, J. Van Campenhout, C. V. Jahnes, J. A. Kash, and Y. A. Vlasov	