

1976 Index

IEEE Journal of Solid-State Circuits

Vol. SC-11

This index covers all items—papers, correspondence, reviews, etc.—that appeared in this periodical during 1976, and items from prior years that were commented upon or corrected in 1976. The index is divided into an Author Index and a Subject Index, both arranged alphabetically.

The *Author Index* contains the primary entry for each item; this entry is listed under the name of the first author and includes coauthor names, title, location of the item, and notice of corrections and comments if any. Cross-references are given from each coauthor name to the name of the corresponding first author. The location of the item is specified by the journal name (abbreviated), year, month, inclusive pages, and microfiche code. [The microfiche code, given in parentheses following the inclusive pages, consists of four characters to be interpreted as follows: the first character identifies the microfiche number within the set of fiches for the issue; the second character identifies the row in which the first frame of the particular item is located, and the last two characters designate the position of that frame within the row.]

The *Subject Index* contains several entries for each item, each consisting of a subject heading, modifying phrase(s), first author's name, and location of the item. For information on coauthors, title, comments and corrections if any, etc., it is necessary to refer to the Author Index. Some generic subject headings are used in this index in addition to the usual technical headings, e.g., *Books*, (books reviewed in this periodical), *Bibliographies* (both papers that are bibliographies and any other papers which contain more than 50 references), *Conferences* (technical meetings a substantial number of whose abstracts or papers have appeared in this periodical), and *Special Issues* (issues of this periodical devoted primarily to a specific subject). The Subject Index includes subject cross-references as required by the subject matter.

A U T H O R I N D E X

A

- Ahluquist, C. Norman, Joseph R. Breivogel, James T. Koo, John L. McCollum, William G. Oldham, and Alan L. Renninger; A 16 384-bit dynamic RAM; *J-SC 76 Oct 570-574 (1A07)*
- Albarrán, Jose F., and David A. Hodges; A charge-transfer multiplying digital-to-analog converter; *J-SC 76 Dec 772-779 (1C09)*
- Allen, Phillip E., and William J. Parrish; High frequency response of inverting integrators (Corresp.); *J-SC 76 Aug 545-547 (2B13)*
- Amelio, Gilbert F., see Varshney, Ramesh C.; *J-SC 76 Feb 18-24 (1B05)*
- Anbe, Toshi, see Shiga, Kazumasa; *J-SC 76 Oct 609-613 (1D04)*
- Arnold, Christian, see Nuzillat, Gérard; *J-SC 76 Jun 385-394 (1C10)*
- Ashok, S.; Integrable sinusoidal frequency doubler (Corresp.); *J-SC 76 Apr 341-343 (2A13)*

B

- Baertsch, Richard D., William E. Engeler, Howard S. Goldberg, Charles M. Puckette, IV, and Jerome J. Tiemann; The design and operation of practical charge-transfer transversal filters; *J-SC 76 Feb 65-74 (1E10)*
- Baitinger, Utz, see Remshardt, Rolf; *J-SC 76 Jun 352-359 (1A05)*
- Baldwin, Gary L., *Guest ed.*, and Robert G. Meyer, *Guest ed.*; Foreword—Special issue on analog circuits; *J-SC 76 Dec 738-739 (1A03)*
- Barbe, David F.; Charge-coupled device and charge-injection device imaging; *J-SC 76 Feb 109-114 (2B08)*
- Barker, R. W. J., and B. L. Hart; A precision active current-splitting circuit technique (Corresp.); *J-SC 76 Jun 406-408 (1E03)*
- Barson, Fred; Emitter-collector shorts in bipolar devices; *J-SC 76 Aug 505-510 (1F08)*
- Belohoubek, Erwin F., Adolph Presser, and Harold S. Veloric; Improved circuit-device interface for microwave bipolar power transistors; *J-SC 76 Apr 256-263 (1B03)*
- Benz, Harry F., see Lin, Hung Chang; *J-SC 76 Aug 443-452 (1B02)*
- Bernick, Robert L., see Ying, Robert S.; *J-SC 76 Apr 279-285 (1C12)*
- Beynon, John D. E., see Copeland, Miles A.; *J-SC 76 Feb 84-87 (1G01)*
- Borovicka, Millicent B., see Lodi, Robert J.; *J-SC 76 Oct 622-630 (1E03)*
- Bower, Robert W., see Mohsen, Amir M.; *J-SC 76 Feb 49-58 (1D08)*
- Breeze, Eric G., see Wu, Wu John; *J-SC 76 Jun 420-422 (1F03)*
- Breivogel, Joseph R., see Ahlquist, C. Norman; *J-SC 76 Oct 570-574 (1A07)*
- Brinch, Johan M., see Getreu, Ian E.; *J-SC 76 Dec 826-833 (2A01)*
- Britton, Lee D., see Mead, Carver A.; *J-SC 76 Oct 692-695 (2D03)*
- Brodersen, Robert W., C. Robert Hewes, and Dennis D. Buss; A 500-stage CCD transversal filter for spectral analysis; *J-SC 76 Feb 75-84 (1F06)*
- Brodersen, Robert W., and Stephen P. Emmons; Noise in buried channel charge-coupled devices; *J-SC 76 Feb 147-155 (2E04)*
- Brodie, J. H.; A low-pass biquad derived filter realization (Corresp.); *J-SC 76 Aug 552-555 (2C06)*

- Brown, Dale M., Mario Ghezzi, and Marvin Garfinkel; Transparent metal oxide electrode CID imager; *J-SC 76 Feb 128-132 (2C13)*
- Browne, V. A., and K. D. Perkins; A nonoverlapping gate charge-coupling technology for serial memory and signal processing applications; *J-SC 76 Feb 203-207 (3C05)*
- Burke, Hubert K., and Gerald J. Michon; Charge-injection imaging: Operating techniques and performance characteristics; *J-SC 76 Feb 121-128 (2C06)*
- Buss, Dennis D., and Michael F. Tompsett; Foreword—Joint special issue on charge-transfer devices; *J-SC 76 Feb 3-4 (1A04)*
- Buss, Dennis D., see Brodersen, Robert W.; *J-SC 76 Feb 75-84 (1F06)*
- Butler, Walter J., William E. Engeler, Howard S. Goldberg, Charles M. Puckette, IV, and Helmut Lobenstein; Charge-transfer analog memories for radar and ECM systems; *J-SC 76 Feb 93-100 (2A06)*

C

- Caprio, Raimondo, see Erratico, Pietro G.; *J-SC 76 Dec 762-772 (1B13)*
- Casier, Herman J., Hugo J. De Man, and Chris Matthijs; A pulse position modulation transmission system for remote control of a TV set; *J-SC 76 Dec 801-808 (1E10)*
- Caves, J. Terry, see Rosenbaum, Stanley D.; *J-SC 76 Feb 33-40 (1C06)*
- Chacko, Jacob, Jr., see Tsvividis, Yannis P.; *J-SC 76 Dec 740-747 (1A05)*
- Chamberlain, S. G., see Scott, D. B.; *J-SC 76 Jun 422-424 (1F05)*
- Chan, Chong Hon, see Rosenbaum, Stanley D.; *J-SC 76 Feb 33-40 (1C06)*
- Chan, Shu-Park, see Hsieh, Chi-Chia; *J-SC 76 Apr 271-278 (1C04)*
- Chiba, Kouetsu, see Itoh, Kiyoo; *J-SC 76 Oct 585-590 (1B08)*
- Choma, John, Jr.; Error minimization in the measurement of bipolar collector and emitter resistances; *J-SC 76 Apr 318-322 (1F09)*
- Choma, John, Jr.; A curve-fitted circuits model for bipolar transistor f_T roll-off at high injection levels (Corresp.); *J-SC 76 Apr 346-348 (2B04)*
- Chou, Sunlin; Design of a 16 384-bit serial charge-coupled memory device; *J-SC 76 Feb 10-18 (1A11)*
- Collet, M. G.; The influence of bulk traps on the charge-transfer inefficiency of bulk charge-coupled devices; *J-SC 76 Feb 156-159 (2E13)*
- Collins, Thomas W., see Hense, Karl R.; *J-SC 76 Feb 197-202 (3B13)*
- Copeland, Miles A., Dipak Roy, John D. E. Beynon, and Frank Y. K. Dea; An optical CCD convolver; *J-SC 76 Feb 84-87 (1G01)*
- Crippen, Richard E., David O'Brien, Krishna Rallapalli, and Peter W. J. Verhofstadt; High-performance integrated injection logic: A microprogram sequencer built with PL; *J-SC 76 Oct 662-668 (2B01)*

D

- Daimon, Yoshiaki T., see Mead, Carver A.; *J-SC 76 Oct 692-695 (2D03)*
- Dale, Brian; The validity of the depletion approximation applied to a bulk channel charge-coupled device; *J-SC 76 Feb 207-214 (3C09)*
- Danneels, Johan M. R., and Willy M. C. Sansen; Active bipolar transistor solid-state crosspoints; *J-SC 76 Jun 394-400 (1D05)*
- Danneels, Johan M. R., and Willy M. C. Sansen; A new 4×4 array of active bipolar transistor crosspoints; *J-SC 76 Dec 779-783 (1D02)*
- Dawes, William R., Jr., Gary F. Derbenwick, and B. L. Gregory; Process technology for radiation-hardened CMOS integrated circuits; *J-SC 76 Aug 459-465 (1C04)*
- Dea, Frank Y. K., see Copeland, Miles A.; *J-SC 76 Feb 84-87 (1G01)*
- Declerck, Gilbert J., Kristin M. De Meyer, Edmond J. Janssens, Edgard E. Laes, and Jan Van der Spiegel; Experimental results on three-phase polysilicon CCD's with a TCE-SiO₂/Si₃N₄ gate insulator (Corresp.); *J-SC 76 Feb 229-231 (3E03)*
- De Man, Hugo J., see Casier, Herman J.; *J-SC 76 Dec 801-808 (1E10)*
- De Man, Hugo J., *Assoc. ed.*, see Stein, Karl-Ulrich, *Assoc. ed.*; *J-SC 76 Jun 351 (1A04)*
- De Meyer, Kristin M., see Declerck, Gilbert J.; *J-SC 76 Feb 229-231 (3E03)*
- Denboer, Anthony J., see Tchon, Wallace E.; *J-SC 76 Feb 25-33 (1B12)*
- Derbenwick, Gary F., see Dawes, William R., Jr.; *J-SC 76 Aug 459-465 (1C04)*
- Dickson, John F.; On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique; *J-SC 76 Jun 374-378 (1B13)*
- Divekar, D. A., and Robert W. Dutton; A two-lump transistor model for computer circuit simulation (Corresp.); *J-SC 76 Oct 726-730 (1F09)*
- Doi, Katsuyuki, see Yoshida, Kenji; *J-SC 76 Oct 696-702 (2D07)*
- Doorenbosch, Frank; An integrated wide-tunable sine oscillator (Corresp.); *J-SC 76 Jun 401-403 (1D12)*
- Dutton, Robert W., see Estreich, Donald B.; *J-SC 76 Oct 648-657 (2A01)*
- Dutton, Robert W., see Pocha, Michael D.; *J-SC 76 Oct 718-726 (2F01)*
- Dutton, Robert W., see Divekar, D. A.; *J-SC 76 Oct 726-730 (1F09)*
- Dutton, Robert W., see Young, T. K.; *J-SC 76 Oct 730-732 (2F13)*
- Dyck, Rudolph H., see Jack, Michael D.; *J-SC 76 Feb 160-166 (2F03)*

E

- Eames, R., see Roberts, J. B. G.; *J-SC 76 Feb* 100-104 (2A13)
 Early, James M., see Varshney, Ramesh C.; *J-SC 76 Feb* 18-24 (1B05)
 Eklund, Marshall W., see Lodi, Robert J.; *J-SC 76 Oct* 622-630 (1E03)
 Elmasry, Mohamed I.; Folded-collector integrated injection logic; *J-SC 76 Oct* 644-647 (1F11)
 Elmer, Ben R., see Tchon, Wallace E.; *J-SC 76 Feb* 25-33 (1B12)
 Emmons, Stephen P., see Brodersen, Robert W.; *J-SC 76 Feb* 147-155 (2E04)
 Engeler, William E., see Baertsch, Richard D.; *J-SC 76 Feb* 65-74 (1E10)
 Engeler, William E., see Butler, Walter J.; *J-SC 76 Feb* 93-100 (2A06)
 English, David L., see Ying, Robert S.; *J-SC 76 Apr* 279-285 (1C12)
 Erb, Darrell M., see Mohsen, Amr M.; *J-SC 76 Feb* 49-58 (1D08)
 Erratico, Pietro G., and Raimondo Caprio; An integrated expander circuit; *J-SC 76 Dec* 762-772 (1B13)
 Estreich, Donald B., Robert W. Dutton, and Bosco W. Wong; An integrated injection logic (PL) macromodel including lateral and current redistribution effects; *J-SC 76 Oct* 648-657 (2A01)

F

- Fagan, John L., Marvin H. White, and Donald R. Lampe; A 16-kbit nonvolatile charge addressed memory; *J-SC 76 Oct* 631-636 (1E12)
 Flint, James H., see Gaskill, James R., Jr.; *J-SC 76 Aug* 529-538 (2A11)
 Flint, James H., see Gaskill, James R., Jr.; *J-SC 76 Aug* 539-544 (2B07)
 Frescura, Bert L., and James D. Meindl; Micropower integrated circuits for an implantable bidirectional blood flowmeter; *J-SC 76 Dec* 817-825 (1F12)
 Frey, Jeffrey, Guest ed.; Foreword—Special issue on microwave circuits; *J-SC 76 Apr* 242 (1A03)
 Frye, Robert C., see Tasch, Al F., Jr.; *J-SC 76 Feb* 58-63 (1E03)
 Frye, Robert C., see Tasch, Al F., Jr.; *J-SC 76 Oct* 575-585 (1A12)
 Fu, Horng-Sen, see Tasch, Al F., Jr.; *J-SC 76 Feb* 58-63 (1E03)
 Fu, Horng-Sen, see Tasch, Al F., Jr.; *J-SC 76 Oct* 575-585 (1A12)
 Fukahori, K., see Smarandou, G.; *J-SC 76 Jun* 408-410 (1E05)
 Fukahori, Kiyoshi, and Paul R. Gray; Computer simulation of integrated circuits in the presence of electrothermal interaction; *J-SC 76 Dec* 834-846 (2A09)
 Fuls, E. N., see Mohsen, Amr M.; *J-SC 76 Feb* 40-48 (1C13)
 Fuls, E. N., see Sequin, Carlo H.; *J-SC 76 Feb* 115-121 (2B14)

G

- Garfinkel, Marvin, see Brown, Dale M.; *J-SC 76 Feb* 128-132 (2C13)
 Gaskill, James R., Jr., James H. Flint, Robert G. Meyer, Lutz J. Micheel, and Lawrence R. Weill; Modular single-stage universal logic gate; *J-SC 76 Aug* 529-538 (2A11)
 Gaskill, James R., Jr., James H. Flint, Robert G. Meyer, Lutz J. Micheel, and Lawrence R. Weill; LSI multiplier using high speed ULG; *J-SC 76 Aug* 539-544 (2B07)
 Gegg, Winifred M., Jack L. Saltich, Raymond M. Roop, and William L. George; Ion-implanted super-gain transistors; *J-SC 76 Aug* 485-491 (1E02)
 George, William L., see Saltich, Jack L.; *J-SC 76 Aug* 478-485 (1D09)
 George, William L., see Gegg, Winifred M.; *J-SC 76 Aug* 485-491 (1E02)
 Georgopoulos, Chris J.; Current and voltage waveforms for reverse switching high power p-i-n diodes; *J-SC 76 Apr* 286-295 (1D05)
 Georgopoulos, Chris J.; Interaction of high power p-i-n diodes and driving circuits during forward-bias switching; *J-SC 76 Apr* 295-302 (1D14)
 Gersho, Allen, and B. Gopinath; Multiplexed filtering with charge-transfer devices; *J-SC 76 Feb* 214-219 (3D08)
 Getreu, Ian E., Andreas D. Hadiwidjaja, and Johan M. Brnch; An integrated-circuit comparator macromodel; *J-SC 76 Dec* 826-833 (2A01)
 Ghezzi, Mario, see Brown, Dale M.; *J-SC 76 Feb* 128-132 (2C13)
 Gilbert, Barrie; A versatile monolithic voltage-to-frequency converter; *J-SC 76 Dec* 852-864 (2B13)
 Glasl, Andreas, see Graul, Jürgen; *J-SC 76 Aug* 491-495 (1E08)
 Goldberg, Howard S., see Baertsch, Richard D.; *J-SC 76 Feb* 65-74 (1E10)
 Goldberg, Howard S., see Butler, Walter J.; *J-SC 76 Feb* 93-100 (2A06)
 Gopinath, B., see Gersho, Allen; *J-SC 76 Feb* 214-219 (3D08)
 Graul, Jürgen, Andreas Glasl, and Helmuth Murrmann; High-performance transistors with arsenic-implanted polysil emitters; *J-SC 76 Aug* 491-495 (1E08)
 Gray, Paul R., see Tsvividis, Yannis P.; *J-SC 76 Dec* 740-747 (1A05)
 Gray, Paul R., see Tsvividis, Yannis P.; *J-SC 76 Dec* 748-753 (1A13)
 Gray, Paul R., see Fukahori, Kiyoshi; *J-SC 76 Dec* 834-846 (2A09)
 Gray, P. R., see Smarandou, G.; *J-SC 76 Jun* 408-410 (1E05)
 Greer, David L.; An associative logic matrix; *J-SC 76 Oct* 679-691 (2C04)
 Gregory, B. L., see Dawes, William R., Jr.; *J-SC 76 Aug* 459-465 (1C04)
 Gregory, B. L., Guest ed.; Foreword—Special issue on technology and processing for integrated circuits; *J-SC 76 Aug* 430 (1A03)
 Guidry, Mark R., see Varshney, Ramesh C.; *J-SC 76 Feb* 18-24 (1B05)

H

- Hadiwidjaja, Andreas D., see Getreu, Ian E.; *J-SC 76 Dec* 826-833 (2A01)
 Haken, Roger A.; Supply charge isolation—A simple surface potential equilibration charge-injection technique for charge-coupled devices; *J-SC 76 Feb* 189-196 (3B05)
 Halsor, Jack L., see Lin, Hung Chang; *J-SC 76 Aug* 443-452 (1B02)
 Hart, B. L., see Barker, R. W. J.; *J-SC 76 Jun* 406-408 (1E03)
 Heald, Raymond A., and David A. Hodges; Multilevel random-access memory using one transistor per cell; *J-SC 76 Aug* 519-528 (2A01)
 Hebenstreit, Ernst, and Karlheinz Horninger; High-speed programmable logic arrays in ESPI SOS technology; *J-SC 76 Jun* 370-374 (1B09)
 Heller, Lawrence G., see Terman, Lewis M.; *J-SC 76 Feb* 4-10 (1A05)
 Heller, Lawrence G., Dominic P. Spampinato, and Ying L. Yao; High sensitivity charge-transfer sense amplifier; *J-SC 76 Oct* 596-601 (1C05)
 Hense, Karl R., and Thomas W. Collins; Linear charge-coupled device signal-processing techniques; *J-SC 76 Feb* 197-202 (3B13)
 Hewes, C. Robert, see Brodersen, Robert W.; *J-SC 76 Feb* 75-84 (1F06)
 Hiltbold, Randy, see Rodgers, T. J.; *J-SC 76 Oct* 614-622 (1D09)
 Hirabayashi, Kanji, see Tchon, Wallace E.; *J-SC 76 Feb* 25-33 (1B12)
 Hodges, D. A., see Smarandou, G.; *J-SC 76 Jun* 408-410 (1E05)

- Hodges, David A., see Heald, Raymond A.; *J-SC 76 Aug* 519-528 (2A01)
 Hodges, David A., see Tsvividis, Yannis P.; *J-SC 76 Dec* 740-747 (1A05)
 Hodges, David A., see Albarrán, Jose F.; *J-SC 76 Dec* 772-779 (1C09)
 Hoffmann, Kurt; The behavior of the continuously charge-coupled random-access memory (C²RAM); *J-SC 76 Oct* 591-596 (1B14)
 Holloway, Thomas C., see Tasch, Al F., Jr.; *J-SC 76 Oct* 575-585 (1A12)
 Horiba, Yasutaka, see Tomisawa, Osamu; *J-SC 76 Oct* 637-643 (1F04)
 Horiuchi, Shigeharu, see Yoshida, Kenji; *J-SC 76 Oct* 696-702 (2D07)
 Horninger, Karlheinz, see Hebenstreit, Ernst; *J-SC 76 Jun* 370-374 (1B09)
 Howle, W. M., Jr., see Mattauch, R. J.; *J-SC 76 Oct* 732-735 (2G01)
 Hsieh, Chi-Chia, and Shu-Park Chan; A feedforward S-band MIC amplifier system; *J-SC 76 Apr* 271-278 (1C04)
 Huang, J. S. T.; Rapid determination of emitter and collector-bulk resistances (Corresp.); *J-SC 76 Apr* 343-344 (2B01)
 Huijsing, Johan H., and Frans Tol; Monolithic operational amplifier design with improved HF behavior; *J-SC 76 Apr* 323-328 (1F14)

I

- IEEE Solid-State Circuits Council; Special issue on charge-transfer devices; *J-SC 76 Feb* 3-233 (1A04)
 IEEE Solid-State Circuits Council; Special issue on microwave circuits; *J-SC 76 Apr* 242-302 (1A03)
 IEEE Solid-State Circuits Council; Special issue on the First European Solid-State Circuits Conference (ESSCIRC); *J-SC 76 Jun* 350-410 (1A03)
 IEEE Solid-State Circuits Council; Special issue on technology and processing for integrated circuits; *J-SC 76 Aug* 430-518 (1A03)
 IEEE Solid-State Circuits Council; Special issue on semiconductor memory and logic; *J-SC 76 Oct* 566-702 (1A03)
 IEEE Solid-State Circuits Council; Special issue on analog circuits; *J-SC 76 Dec* 738-864 (1A03)
 Iprí, Alfred C., and J. C. Sarace; Low-threshold low-power CMOS/SOS for high-frequency counter applications; *J-SC 76 Apr* 329-336 (2A01)
 Iprí, Alfred C., and J. C. Sarace; CMOS/SOS semi-static shift registers (Corresp.); *J-SC 76 Apr* 337-338 (2A09)
 Itoh, Kiyoo, Katsuhiko Shimohigashi, Kouetsu Chiba, Kenji Taniguchi, and Hiroshi Kawamoto; A high-speed 16-kbit n-MOS random-access memory; *J-SC 76 Oct* 585-590 (1B08)
 Itoh, Tohru, see Shiga, Kazumasa; *J-SC 76 Oct* 609-613 (1D04)
 Iwasaki, Hiroshi, see Ozawa, Osamu; *J-SC 76 Aug* 511-518 (1F14)

J

- Jack, Michael D., and Rudolph H. Dyck; Charge-transfer efficiency in a buried-channel charge-coupled device at very low signal levels; *J-SC 76 Feb* 160-166 (2F03)
 Jaeger, Richard C.; Common-mode rejection limitations of differential amplifiers; *J-SC 76 Jun* 411-417 (1E08)
 Jaeger, Richard C.; Unifying the concepts of offset voltage and common-mode rejection ratio (Corresp.); *J-SC 76 Aug* 557-561 (2C11)
 Janssens, Edmond J., see Declerck, Gilbert J.; *J-SC 76 Feb* 229-231 (3E03)
 Jayakumar, Nagab, see Schlageter, Jeffrey M.; *J-SC 76 Oct* 602-609 (1C11)
 Jespers, Paul G. A., and Jean Marie Millet; Three-terminal charge-injection device; *J-SC 76 Feb* 133-139 (2D04)

K

- Kambara, Gijiro, see Koike, Susumu; *J-SC 76 Apr* 303-307 (1E08)
 Kane, Jack; A low-power, bipolar, two's complement serial pipeline multiplier chip; *J-SC 76 Oct* 669-678 (2B08)
 Kano, Gota, see Mizuno, Hiroyuki; *J-SC 76 Apr* 313-317 (1F04)
 Kato, Shuichi, see Tomisawa, Osamu; *J-SC 76 Oct* 637-643 (1F04)
 Kawagoe, Hiroto, and Nobuhiko Tsuji; Minimum size ROM structure compatible with silicon-gate E/D MOS LSI; *J-SC 76 Jun* 360-364 (1A13)
 Kawamoto, Hiroshi, see Itoh, Kiyoo; *J-SC 76 Oct* 585-590 (1B08)
 Kerns, David V., Jr.; The effect of base contact position on the relative propagation delays of the multiple outputs of an I²L gate; *J-SC 76 Oct* 712-717 (2E09)
 Kohn, Elliott S.; A charge-coupled infrared imaging array with Schottky-barrier detectors; *J-SC 76 Feb* 139-146 (2D10)
 Kohyama, Susumu, see Tchon, Wallace E.; *J-SC 76 Feb* 25-33 (1B12)
 Koike, Susumu, and Gijiro Kambara; Electrically erasable nonvolatile optical MNOS memory device; *J-SC 76 Apr* 303-307 (1E08)
 Koo, James T., see Ahlquist, C. Norman; *J-SC 76 Oct* 570-574 (1A07)
 Kosicki, Bernard B., see Lodi, Robert J.; *J-SC 76 Oct* 622-630 (1E03)
 Krambeck, R. H., Theodore F. Retajczyk, Jr., and Leopoldo D. Yau; Low frequency transfer efficiency of E-beam fabricated conductively connected charge-coupled device; *J-SC 76 Feb* 171-180 (3A01)
 Kroeger, Joseph H., see Schlageter, Jeffrey M.; *J-SC 76 Oct* 602-609 (1C11)
 Krumm, Charles F., see Pucel, Robert A.; *J-SC 76 Apr* 243-255 (1A04)
 Kubo, Masaharu, see Yoshida, Isao; *J-SC 76 Aug* 472-477 (1D03)

L

- Laes, Edgar E., see Declerck, Gilbert J.; *J-SC 76 Feb* 229-231 (3E03)
 Lampe, Donald R., see Mattern, John; *J-SC 76 Feb* 88-93 (2A01)
 Lampe, Donald R., see Fagan, John L.; *J-SC 76 Oct* 631-636 (1E12)
 Lee, Don H., see Ying, Robert S.; *J-SC 76 Apr* 279-285 (1C12)
 Lin, Hung Chang, Jack L. Halsor, and Harry F. Benz; Optimum load device for DMOS integrated circuits; *J-SC 76 Aug* 443-452 (1B02)
 Lobenstein, Helmut, see Butler, Walter J.; *J-SC 76 Feb* 93-100 (2A06)
 Lodi, Robert J., H. A. Richard Wegener, Millicent B. Borovicka, Bernard B. Kosicki, Thomas A. Pogemiller, and Marshall W. Eklund; MNOS-BORAM memory characteristics; *J-SC 76 Oct* 622-630 (1E03)
 Lui, Sik, see Meyer, Robert G.; *J-SC 76 Jun* 418-420 (1F01)

M

- Marr, George, see Rodgers, T. J.; *J-SC 76 Oct* 614-622 (1D09)
 Massé, Daniel J., see Pucel, Robert A.; *J-SC 76 Apr* 243-255 (1A04)

- Masuhara, Toshiaki, and Richard S. Muller; Complementary DMOS process for LSI; *J-SC 76 Aug 453-458 (1B12)*
- Mattauch, R. J., and W. M. Howle, Jr.; Field strength degradation in Si-SiO₂-polycrystalline Si structures (Corresp.); *J-SC 76 Oct 732-735 (2G01)*
- Mattern, John, and Donald R. Lampe; A reprogrammable filter bank using charge-coupled device discrete analog-signal processing; *J-SC 76 Feb 88-93 (2A01)*
- Matthijs, Chris, see Casier, Herman J.; *J-SC 76 Dec 801-808 (1E10)*
- Mauthe, M., and H. J. Pfeleiderer; Antioomboming: A new approach for linear imagers (Corresp.); *J-SC 76 Aug 547-550 (2C01)*
- May, Peter, and Frans C. Schiereck; High-speed static programmable logic array in LOC MOS; *J-SC 76 Jun 365-369 (1B04)*
- McCaughan, Daniel V., see Roberts, J. B. G.; *J-SC 76 Feb 100-104 (2A13)*
- McCollum, John L., see Ahlquist, C. Norman; *J-SC 76 Oct 570-574 (1A07)*
- Mead, Carver A., Richard D. Pashley, Lee D. Britton, Yoshiaki T. Daimon, and Stewart F. Sando, Jr.; 128-bit multicomparator; *J-SC 76 Oct 692-695 (2D03)*
- Meijer, Gerard C. M., and Jan B. Verhooff; An integrated bandgap reference (Corresp.); *J-SC 76 Jun 403-406 (1D14)*
- Meindl, James D., see Saraswat, Krishna C.; *J-SC 76 Aug 495-500 (1E12)*
- Meindl, James D., see Plummer, James D.; *J-SC 76 Dec 809-817 (1F04)*
- Meindl, James D., see Frescura, Bert L.; *J-SC 76 Dec 817-825 (1F12)*
- Meyer, Robert G., Willy M. C. Sansen, Sik Lui, and Stefan Peeters; The differential pair as a triangle-sine wave converter (Corresp.); *J-SC 76 Jun 418-420 (1F01)*
- Meyer, Robert G., see Gaskill, James R., Jr.; *J-SC 76 Aug 529-538 (2A11)*
- Meyer, Robert G., see Gaskill, James R., Jr.; *J-SC 76 Aug 539-544 (2B07)*
- Meyer, Robert G., Guest ed., see Baldwin, Gary L., Guest ed.; *J-SC 76 Dec 738-739 (1A03)*
- Micheel, Lutz J., see Gaskill, James R., Jr.; *J-SC 76 Aug 529-538 (2A11)*
- Micheel, Lutz J., see Gaskill, James R., Jr.; *J-SC 76 Aug 539-544 (2B07)*
- Michon, Gerald J., see Burke, Hubert K.; *J-SC 76 Feb 121-128 (2C06)*
- Millet, Jean Marie, see Jaspers, Paul G. A.; *J-SC 76 Feb 133-139 (2D04)*
- Mizuno, Hiroyuki, Gota Kano, Hiromitsu Takagi, and Iwao Teramoto; Theory of uniform resistance of junction field-effect transistors; *J-SC 76 Apr 313-317 (1F04)*
- Mohsen, Amr M., Michael F. Tompsett, E. N. Fuls, and Edward J. Zimany, Jr.; A 16-kbit block addressed charge-coupled memory device; *J-SC 76 Feb 40-48 (1C13)*
- Mohsen, Amr M., Robert W. Bower, E. Marshall Wilder, and Darrell M. Erb; A 64-kbit block addressed charge-coupled memory; *J-SC 76 Feb 49-58 (1D08)*
- Mohsen, Amr M., and Theodore F. Retajczyk, Jr.; Fabrication and performance of offset-mask charge-coupled devices; *J-SC 76 Feb 180-188 (3A10)*
- Mori, Shinsaku, see Watanabe, Akira; *J-SC 76 Apr 307-312 (1E12)*
- Mulder, Cor, and Henk E. J. Wulms; High speed integrated injection logic (I²L); *J-SC 76 Jun 379-385 (1C04)*
- Muller, Richard S., see Masuhara, Toshiaki; *J-SC 76 Aug 453-458 (1B12)*
- Müller, Rüdiger, Hans-Jörg Pfeleiderer, and Karl-Ulrich Stein; Energy per logic operation in integrated circuits: Definition and determination; *J-SC 76 Oct 657-661 (2A10)*
- Murakami, Kenji, see Tomisawa, Osamu; *J-SC 76 Oct 637-643 (1F04)*
- Muramoto, Kenichi, see Ozawa, Osamu; *J-SC 76 Aug 511-518 (1F14)*
- Murphy, B. T., Guest ed.; Foreword—Logic; *J-SC 76 Oct 568-569 (1A05)*
- Murmann, Helmuth, see Graul, Jürgen; *J-SC 76 Aug 491-495 (1E08)*
- N
- Nakaji, Edward M., see Ying, Robert S.; *J-SC 76 Apr 279-285 (1C12)*
- Nakano, Takao, see Tomisawa, Osamu; *J-SC 76 Oct 637-643 (1F04)*
- Negishi, Satoshi, see Tchou, Wallace E.; *J-SC 76 Feb 25-33 (1B12)*
- Nelson, Richard D., see Schechter, Daniel; *J-SC 76 Feb 225-228 (3D13)*
- Nemeth, K.; On the analysis of nonlinear resistive networks considering the effect of temperature (Corresp.); *J-SC 76 Aug 550-552 (2C04)*
- Nojima, Isao, see Tchou, Wallace E.; *J-SC 76 Feb 25-33 (1B12)*
- North, James C., and Walter W. Weick; Laser coding of bipolar read-only memories; *J-SC 76 Aug 500-505 (1F03)*
- Nuzillat, Gérard, Christian Armodo, and Jean-Paul Puron; A subnanosecond integrated switching circuit with MESFET's for LSI; *J-SC 76 Jun 385-394 (1C10)*
- O
- O'Brien, David, see Crippen, Richard E.; *J-SC 76 Oct 662-668 (2B01)*
- Ochi, Shikayuki, see Yoshida, Isao; *J-SC 76 Aug 472-477 (1D03)*
- Oldham, William G., see Ahlquist, C. Norman; *J-SC 76 Oct 570-574 (1A07)*
- Ozawa, Osamu, Hiroshi Iwasaki, and Kenichi Muramoto; A vertical channel JFET fabricated using silicon planar technology; *J-SC 76 Aug 511-518 (1F14)*
- P
- Parrish, William J., see Allen, Phillip E.; *J-SC 76 Aug 545-547 (2B13)*
- Pashley, Richard D., see Mead, Carver A.; *J-SC 76 Oct 692-695 (2D03)*
- Peek, Herman L.; Twin-layer PCCD performance for different doping levels of the surface layer; *J-SC 76 Feb 167-170 (2F10)*
- Peeters, Stefan, see Meyer, Robert G.; *J-SC 76 Jun 418-420 (1F01)*
- Perkins, K. D., see Browne, V. A.; *J-SC 76 Feb 203-207 (3C05)*
- Pfeleiderer, Hans-Jörg, see Müller, Rüdiger; *J-SC 76 Oct 657-661 (2A10)*
- Pfeleiderer, H. J., see Mauthe, M.; *J-SC 76 Aug 547-550 (2C01)*
- Plummer, James D., and James D. Meindl; A monolithic 200-volt CMOS analog switch; *J-SC 76 Dec 809-817 (1F04)*
- Pocha, Michael D., and Robert W. Dutton; A computer-aided design model for high-voltage double diffused MOS (DMOS) transistors; *J-SC 76 Oct 718-726 (2F01)*
- Pogemiller, Thomas A., see Lodi, Robert J.; *J-SC 76 Oct 622-630 (1E03)*
- Poon, Stewart C., see Rosenbaum, Stanley D.; *J-SC 76 Feb 33-40 (1C06)*
- Presser, Adolph, see Belohoubek, Erwin F.; *J-SC 76 Apr 256-263 (1B03)*
- Price, John J.; A passive laser-trimming technique to improve the linearity of a 10-bit D/A converter; *J-SC 76 Dec 789-794 (1D12)*
- Pucel, Robert A., Daniel J. Massé, and Charles F. Krumm; Noise performance of gallium arsenide field-effect transistors; *J-SC 76 Apr 243-255 (1A04)*
- Puckette, Charles M., IV, see Baertsch, Richard D.; *J-SC 76 Feb 65-74 (1E10)*
- Puckette, Charles M., IV, see Butler, Walter J.; *J-SC 76 Feb 93-100 (2A06)*
- Puron, Jean-Paul, see Nuzillat, Gérard; *J-SC 76 Jun 385-394 (1C10)*
- R
- Rallapalli, Krishna, see Crippen, Richard E.; *J-SC 76 Oct 662-668 (2B01)*
- Remshardt, Rolf, and Utz Baitinger; A high performance low power 2048-bit memory chip in MOSFET technology and its application; *J-SC 76 Jun 352-359 (1A05)*
- Renninger, Alan L., see Ahlquist, C. Norman; *J-SC 76 Oct 570-574 (1A07)*
- Retajczyk, Theodore F., Jr., see Krambeck, R. H.; *J-SC 76 Feb 171-180 (3A01)*
- Retajczyk, Theodore F., Jr., see Mohsen, Amr M.; *J-SC 76 Feb 180-188 (3A10)*
- Roberts, J. B. G., R. Eames, Daniel V. McCaughan, and R. F. Simons; A processor for pulse-Doppler radar; *J-SC 76 Feb 100-104 (2A13)*
- Robson, P. N.; Introduction from the First European Solid-State Circuits Conference; *J-SC 76 Jun 350 (1A03)*
- Rodgers, T. J., Randy Hiltbold, Jerry W. Zimmer, George Marr, and James D. Trotter; VMOS ROM; *J-SC 76 Oct 614-622 (1D09)*
- Ronen, Ram S., Michael R. Splinter, and Robert E. Tremain, Jr.; High-voltage SOS/MOS devices and circuit elements: Design, fabrication, and performance; *J-SC 76 Aug 431-442 (1A04)*
- Roop, Raymond M., see Gegg, Winifred M.; *J-SC 76 Aug 485-491 (1E02)*
- Rosenbaum, Stanley D., Chong Hon Chan, J. Terry Caves, Stewart C. Poon, and Robert W. Wallace; A 16 384-bit high-density CCD memory; *J-SC 76 Feb 33-40 (1C06)*
- Roy, Dipak, see Copeland, Miles A.; *J-SC 76 Feb 84-87 (1G01)*
- Russell, Lewis K., see Tucci, Patrick A.; *J-SC 76 Dec 847-851 (2B08)*
- S
- Saltich, Jack L., William L. George, and John G. Soderberg; Processing technology and ac/dc characteristics of linear compatible I²L; *J-SC 76 Aug 478-485 (1D09)*
- Saltich, Jack L., see Gegg, Winifred M.; *J-SC 76 Aug 485-491 (1E02)*
- Sando, Stewart F., Jr., see Mead, Carver A.; *J-SC 76 Oct 692-695 (2D03)*
- Sansen, Willy M. C., see Danneels, Johan M. R.; *J-SC 76 Jun 394-400 (1D05)*
- Sansen, Willy M. C., see Meyer, Robert G.; *J-SC 76 Jun 418-420 (1F01)*
- Sansen, Willy M. C., see Danneels, Johan M. R.; *J-SC 76 Dec 779-783 (1D02)*
- Sarace, J. C., see Ipri, Alfred C.; *J-SC 76 Apr 329-336 (2A01)*
- Sarace, J. C., see Ipri, Alfred C.; *J-SC 76 Apr 337-338 (2A09)*
- Saraswat, Krishna C., and James D. Meindl; A new bipolar process—Borsenic; *J-SC 76 Aug 495-500 (1E12)*
- Sarkissian, Vahe, see Schlageter, Jeffrey M.; *J-SC 76 Oct 602-609 (1C11)*
- Schechter, Daniel, and Richard D. Nelson; The calculation of potential profiles in CCD's using Green's function techniques; *J-SC 76 Feb 225-228 (3D13)*
- Schiereck, Frans C., see May, Peter; *J-SC 76 Jun 365-369 (1B04)*
- Schlageter, Jeffrey M., Nagab Jayakumar, Joseph H. Kroeger, and Vahe Sarkissian; Two 4K static 5-V RAM's; *J-SC 76 Oct 602-609 (1C11)*
- Schlig, Eugene S.; A proposed distributed Josephson logic circuit (Corresp.); *J-SC 76 Jun 424-426 (1F07)*
- Schulz, Raymond A.; Monolithic current-switch DAC improvements (Corresp.); *J-SC 76 Apr 338-341 (2A10)*
- Scott, D. B., and S. G. Chamberlain; A model for charge transport in surface channel devices (Corresp.); *J-SC 76 Jun 422-424 (1F05)*
- Sealer, David A., and Michael F. Tompsett; A dual differential charge-coupled analog delay device; *J-SC 76 Feb 105-108 (2B04)*
- Sechi, Franco N.; Linearized class-B transistor amplifiers; *J-SC 76 Apr 264-270 (1B11)*
- Séquin, Carlo H., Edward J. Zimany, Jr., Michael F. Tompsett, and E. N. Fuls; All-solid-state camera for the 525-line television format; *J-SC 76 Feb 115-121 (2B14)*
- Shibata, Tadashi, see Yoshida, Kenji; *J-SC 76 Oct 696-702 (2D07)*
- Shiga, Kazumasa, Tohru Itoh, and Toshi Anbe; A monostable CMOS RAM with self-refresh mode; *J-SC 76 Oct 609-613 (1D04)*
- Shimohigashi, Katsuhiko, see Itoh, Kiyoo; *J-SC 76 Oct 585-590 (1B08)*
- Simons, R. F., see Roberts, J. B. G.; *J-SC 76 Feb 100-104 (2A13)*
- Smarandou, G., K. Fukahori, P. R. Gray, and D. A. Hodges; An all-MOS analog-to-digital converter using a constant slope approach (Corresp.); *J-SC 76 Jun 408-410 (1E05)*
- Soderberg, John G., see Saltich, Jack L.; *J-SC 76 Aug 478-485 (1D09)*
- Sokal, Nathan O.; RF power transistor storage time: Theory and measurements (Corresp.); *J-SC 76 Apr 344-346 (2B02)*
- Sokal, Nathan O.; Measurement of $V_{CE(sat)}$ of RF power transistors and of waveform details near $V_{CE(sat)}$ (Corresp.); *J-SC 76 Aug 555-557 (2C09)*
- Spampinato, Dominic P., see Heller, Lawrence G.; *J-SC 76 Oct 596-601 (1C05)*
- Splinter, Michael R., see Ronen, Ram S.; *J-SC 76 Aug 431-442 (1A04)*
- Stein, Karl-Ulrich, see Müller, Rüdiger; *J-SC 76 Oct 657-661 (2A10)*
- Stein, Karl-Ulrich, Assoc. ed., and Hugo J. De Man, Assoc. ed.; Foreword—Special issue on the First European Solid-State Circuits Conference (ESSCIRC); *J-SC 76 Jun 351 (1A04)*
- T
- Takagi, Hiromitsu, see Mizuno, Hiroyuki; *J-SC 76 Apr 313-317 (1F04)*
- Taniguchi, Kenji, see Itoh, Kiyoo; *J-SC 76 Oct 585-590 (1B08)*
- Tasch, Al F., Jr., Robert C. Frye, and Horng-Sen Fu; The charge-coupled RAM cell concept; *J-SC 76 Feb 58-63 (1E03)*
- Tasch, Al F., Jr., Horng-Sen Fu, Thomas C. Holloway, and Robert C. Frye; Charge capacity analysis of the charge-coupled RAM cell; *J-SC 76 Oct 575-585 (1A12)*
- Tchou, Wallace E., Ben R. Elmer, Anthony J. Denboer, Satoshi Negishi, Kanji Hirabayashi, Isao Nojima, and Susumu Kohyama; 4096-bit serial decoded multiphase serial-parallel-serial CCD memory; *J-SC 76 Feb 25-33 (1B12)*
- Teramoto, Iwao, see Mizuno, Hiroyuki; *J-SC 76 Apr 313-317 (1F04)*
- Terma, Lewis M., and Lawrence G. Heller; Overview of CCD memory; *J-SC 76 Feb 4-10 (1A05)*
- Tiemann, Jerome J., see Baertsch, Richard D.; *J-SC 76 Feb 65-74 (1E10)*
- Tinko, Michael P.; A two-terminal IC temperature transducer; *J-SC 76 Dec 784-788 (1D07)*
- Todd, Craig C.; A monolithic analog compander; *J-SC 76 Dec 754-762 (1B05)*
- Tol, Frans, see Huijsing, Johan H.; *J-SC 76 Apr 323-328 (1F14)*

Tomisawa, Osamu, Yasutaka Horiba, Shuichi Kato, Kenji Murakami, Akihiko Yasuoka, and Takao Nakano; Vertical injection logic; *J-SC 76 Oct 637-643* (1F04)

Tompsett, Michael F., see Buss, Dennis D.; *J-SC 76 Feb 3-4* (1A04)

Tompsett, Michael F., see Mohsen, Amr M.; *J-SC 76 Feb 40-48* (1C13)

Tompsett, Michael F., see Scaler, David A.; *J-SC 76 Feb 105-108* (2B04)

Tompsett, Michael F., see Séquin, Carlo H.; *J-SC 76 Feb 115-121* (2B14)

Torney, M. T., see Wang, Chi-Shin; *J-SC 76 Feb 232-233* (3E06)

Tremain, Robert E., Jr., see Ronen, Ram S.; *J-SC 76 Aug 431-442* (1A04)

Trotter, James D., see Rodgers, T. J.; *J-SC 76 Oct 614-622* (1D09)

Tsividis, Yannis P., Paul R. Gray, David A. Hodges, and Jacob Chacko, Jr.; A segmented μ -255 law PCM voice encoder utilizing NMOS technology; *J-SC 76 Dec 740-747* (1A05)

Tsividis, Yannis P., and Paul R. Gray; An integrated NMOS operational amplifier with internal compensation; *J-SC 76 Dec 748-753* (1A13)

Tsuji, Nobuhiro, see Kawagoe, Hiroto; *J-SC 76 Jun 360-364* (1A13)

Tucci, Patrick A., and Lewis K. Russell; An I²L watch chip with direct LED drive; *J-SC 76 Dec 847-851* (2B08)

V

Vadasz, Leslie L., Guest ed.; Foreword—Semiconductor memories; *J-SC 76 Oct 566-567* (1A03)

van de Plassche, Rudy J.; Dynamic element matching for high-accuracy monolithic D/A converters; *J-SC 76 Dec 795-800* (1E04)

Van der Spiegel, Jan, see Declerck, Gilbert J.; *J-SC 76 Feb 229-231* (3E03)

Varshney, Ramesh C., Mark R. Gudry, Gilbert F. Amelto, and James M. Early; A byte organized NMOS/CCD memory with dynamic refresh logic; *J-SC 76 Feb 18-24* (1B05)

Veloric, Harold S., see Belohoubek, Erwin F.; *J-SC 76 Apr 256-263* (1B03)

Verhoeff, Jan B., see Meijer, Gerard C. M.; *J-SC 76 Jun 403-406* (1D14)

Verhofstadt, Peter W. J., see Crippen, Richard E.; *J-SC 76 Oct 662-668* (2B01)

Vidkjaer, Jens; Instabilities in RF-power amplifiers caused by a self-oscillation in the transistor bias network; *J-SC 76 Oct 703-712* (2D14)

W

Wallace, Robert W., see Rosenbaum, Stanley D.; *J-SC 76 Feb 33-40* (1C06)

Wang, Chi-Shin, and M. T. Torney; A simple linear input scheme for two-phase charge-coupled devices (Corresp.); *J-SC 76 Feb 232-233* (3E06)

Watanabe, Akira, and Shinsaku Mori; Semiconductor tuning circuit having constant Q over a wide range; *J-SC 76 Apr 307-312* (1E12)

Wegener, H. A. Richard, see Lodi, Robert J.; *J-SC 76 Oct 622-630* (1E03)

Weick, Walter W., see North, James C.; *J-SC 76 Aug 500-505* (1F03)

Weill, Lawrence R., see Gaskill, James R., Jr.; *J-SC 76 Aug 529-538* (2A11)

Weill, Lawrence R., see Gaskill, James R., Jr.; *J-SC 76 Aug 539-544* (2B07)

Weller, Kenneth P., see Ying, Robert S.; *J-SC 76 Apr 279-285* (1C12)

White, B. J.; Edge-triggered charge-coupled device (CCD) (Corresp.); *J-SC 76 Feb 231-232* (3E05)

White, Marvin H., see Fagan, John L.; *J-SC 76 Oct 631-636* (1E12)

Whitehouse, Harper J.; Signal processing with charge-transfer devices; *J-SC 76 Feb 64-65* (1E09)

Widmann, Dietrich W.; Metallization for integrated circuits using a lift-off technique; *J-SC 76 Aug 466-471* (1C11)

Wilder, E. Marshall, see Mohsen, Amr M.; *J-SC 76 Feb 49-58* (1D08)

Wong, Bosco W., see Estreich, Donald B.; *J-SC 76 Oct 648-657* (2A01)

Wu, W. John, and Eric G. Breeze; Integrated TV tuning system (Corresp.); *J-SC 76 Jun 420-422* (1F03)

Wulms, Henk E. J., see Mulder, Cor; *J-SC 76 Jun 379-385* (1C04)

Y

Yamazaki, Isamu, see Yoshida, Kenji; *J-SC 76 Oct 696-702* (2D07)

Yao, Ying L., see Heller, Lawrence G.; *J-SC 76 Oct 596-601* (1C05)

Yasuoka, Akihiko, see Tomisawa, Osamu; *J-SC 76 Oct 637-643* (1F04)

Yau, Leopoldo D., see Krambeck, R. H.; *J-SC 76 Feb 171-180* (3A01)

Yau, Leopoldo D.; Scaling of surface-channel charge-coupled devices; *J-SC 76 Feb 214-219* (3D02)

Ying, Robert S., David L. English, Kenneth P. Weller, Edward M. Nakaj, Don H. Lee, and Robert L. Bernick; Millimeter-wave pulsed IMPATT diode oscillators; *J-SC 76 Apr 279-285* (1C12)

Yoshida, Isao, Masaharu Kubo, and Shikayuki Ochi; A high power MOSFET with a vertical drain electrode and a meshed gate structure; *J-SC 76 Aug 472-477* (1D03)

Yoshida, Kenji, Isamu Yamazaki, Katsuyuki Doi, Shigeharu Horuchi, and Tadashi Shibata; A 16-bit LSI minicomputer; *J-SC 76 Oct 696-702* (2D07)

Young, T. K., and Robert W. Dutton; Mini-MSINC—A minicomputer simulator for MOS circuits with modular built-in model (Corresp.); *J-SC 76 Oct 730-732* (2F13)

Z

Zimany, Edward J., Jr., see Mohsen, Amr M.; *J-SC 76 Feb 40-48* (1C13)

Zimany, Edward J., Jr., see Séquin, Carlo H.; *J-SC 76 Feb 115-121* (2B14)

Zimmer, Jerry W., see Rodgers, T. J.; *J-SC 76 Oct 614-622* (1D09)

SUBJECT INDEX

A

Acoustic applications

TV receiver ultrasonic remote control; PPM transmission system for color TV receivers. *Casler, Herman J., J-SC 76 Dec 801-808* (1E10)

Acoustic applications; cf. Biomedical acoustics

Acoustic surface-wave devices

spectrum analyzers for pulse Doppler radar signal processing. *Roberts, J. B. G., J-SC 76 Feb 100-104* (2A13)

Active filters

low-pass filters; biquad derived structure realization. *Brodie, J. H., J-SC 76 Aug 552-555* (2C06)

Active networks; cf. Active filters; Operational amplifiers

Amplifiers; cf. Bipolar transistor amplifiers; Differential amplifiers; Feedforward amplifiers; FET amplifiers; Microwave amplifiers; Operational amplifiers; Power amplifiers; UHF amplifiers

Amplifier noise

GaAs FET amplifiers. *Pucel, Robert A., J-SC 76 Apr 243-255* (1A04)

Analog computers; cf. Analog memories; Integrating circuits

Analog-digital conversion

slope-type MOSFET converters. *Smarandou, G., J-SC 76 Jun 408-410* (1E05)

Analog integrated circuits

special issue. *J-SC 76 Dec 738-864* (1A03)

special issue foreword. *Baldwin, Gary L., Guest ed., J-SC 76 Dec 738-739* (1A03)

Analog integrated circuits; cf. Bipolar integrated circuits; MOSFET integrated circuits

Analog memories

CCD input circuits; multiplexed edge-triggered circuit. *White, B. J., J-SC 76 Feb 231-232* (3E05)

charge-transfer memories for radar system applications. *Butler, Walter J., J-SC 76 Feb 93-100* (2A06)

JFET random-access memories; multilevel or analog memory using one transistor per cell. *Heald, Raymond A., J-SC 76 Aug 519-528* (2A01)

Arithmetic; cf. Multiplication

Associative logic; cf. Bipolar integrated circuits, logic

Avalanche diode oscillators; cf. IMPATT diode oscillators

B

Bandpass filters

transversal filters; 500-stage CCD filter for spectral analysis. *Brodersen, Robert W., J-SC 76 Feb 75-84* (1F06)

Biomedical acoustics

blood flow measurement; micropower integrated circuits for implantable bidirectional Doppler flowmeter. *Frescura, Bert L., J-SC 76 Dec 817-825* (1F12)

Biomedical measurements; cf. Blood

Bipolar-FET integrated circuits

TV receiver remote control; PPM infrared-ultrasonic transmission system for color TV receivers. *Casler, Herman J., J-SC 76 Dec 801-808* (1E10)

Bipolar integrated circuits

defects; pipes causing emitter-collector shorts in bipolar transistors. *Barson, Fred, J-SC 76 Aug 505-510* (1F08)

digital-analog converters; circuit techniques for reducing current gain mismatch and second-quad errors, and eliminating V_{BE} grading in current-switch converter. *Schulz, Raymond A., J-SC 76 Apr 338-341* (2A10)

digital-analog converters; passive laser trimming of 10-bit monolithic converter. *Price, John J., J-SC 76 Dec 789-794* (1D12)

digital-analog converters; high-accuracy monolithic converter using dynamic element matching. *van de Plassche, Rudy J., J-SC 76 Dec 795-800* (1E04)

operational amplifiers with large bandwidth and high output current. *Huijsing, Johan H., J-SC 76 Apr 323-328* (1F14)

oscillators; wide-tunable sine oscillator. *Doorenbosch, Frank, J-SC 76 Jun 401-403* (1D12)

telephone switching; active bipolar transistor crosspoints for integrated exchanges. *Danneels, Johan M. R., J-SC 76 Jun 394-400* (1D05)

transistor fabrication; ion-implanted super-gain transistors. *Gegg, Winifred M., J-SC 76 Aug 485-491* (1E02)

transistors; high-frequency transistors with As-implanted polysil emitters. *Graul, Jürgen, J-SC 76 Aug 491-495* (1E08)

voltage references; bandgap reference with improved temperature and noise performance. *Meyer, Gerard C. M., J-SC 76 Jun 403-406* (1D14)

Bipolar integrated circuits, analog

blood flowmeters; implantable bidirectional Doppler ultrasonic flowmeter using micropower integrated circuits. *Frescura, Bert L., J-SC 76 Dec 817-825* (1F12)

comparators. *Todd, Craig C., J-SC 76 Dec 754-762* (1B05)

comparators. *Erratico, Pietro G., J-SC 76 Dec 762-772* (1B13)

comparators; macromodel. *Getreu, Ian E., J-SC 76 Dec 826-833* (2A01)

electrothermal integrated circuit design. *Fukahori, Kiyoshi, J-SC 76 Dec 834-846* (2A09)

linear compatible I²L; processing technology and ac/dc characteristics. *Saltich, Jack L., J-SC 76 Aug 478-485* (1D09)

telephone switching; 4×4 array of active bipolar transistor crosspoints. *Danneels, Johan M. R., J-SC 76 Dec 779-783* (1D02)

temperature transducers; two-terminal calibrated current source with supply current directly proportional to absolute temperature. *Timko, Michael P., J-SC 76 Dec 784-788* (1D07)

TV receiver ultrasonic-infrared remote control; PPM transmitter for color TV receivers. *Casler, Herman J., J-SC 76 Dec 801-808* (1E10)

voltage-frequency converters; highly linear converter using precise monolithic multivibrator. *Gilbert, Barrie, J-SC 76 Dec 852-864* (2B13)

Bipolar integrated circuits, logic

associative logic for logic for network implementation. *Greer, David L., J-SC 76 Oct 679-691* (2C04)

I²L wristwatch chip with direct LED drive. *Tucci, Patrick A., J-SC 76 Dec 847-851* (2B08)

integrated injection logic; high-speed circuits with reduced delay time and simplified layout. *Mulder, Cor, J-SC 76 Jun 379-385* (1C04)

integrated injection logic; vertical injection logic structure. *Tomisawa, Osamu, J-SC 76 Oct 637-643* (1F04)

integrated injection logic; folded-collector structure. *Elmasry, Mohamed I., J-SC 76 Oct 644-647* (1F11)

integrated injection logic; macromodel including lateral and current redistribution effects. *Estreich, Donald B., J-SC 76 Oct 648-657* (2A01)

integrated injection logic gates; effect of base contact position on relative propagation delays of multiple outputs. *Kerns, David V., Jr., J-SC 76 Oct 712-717* (2E09)

linear compatible I²L; processing technology and ac/dc characteristics. *Saltich, Jack L., J-SC 76 Aug 478-485* (1D09)

microprogram sequences using isoplanar integrated-injection logic technology. *Crippen, Richard E., J-SC 76 Oct 662-668* (2B01)

- MOS RAMs; 16-kbit dynamic TTL-compatible memory. *Ahluquist, C. Norman*, *J-SC 76 Oct 570-574 (1A07)*
- multipliers; three-gating stage 4×4 multiplier using modular single-stage universal logic gate. *Gaskill, James R., Jr.*, *J-SC 76 Aug 539-544 (2B07)*
- serial pipeline multipliers; low-power bipolar two's complement multiplier chip. *Kane, Jack*, *J-SC 76 Oct 669-678 (2B08)*
- universal logic gates; modular single-stage gate. *Gaskill, James R., Jr.*, *J-SC 76 Aug 529-538 (2A11)*
- Bipolar integrated circuits, memory**
read-only memories; laser coding. *North, James C.*, *J-SC 76 Aug 500-505 (1F03)*
- Bipolar transistors**
defects; pipes causing emitter-collector shorts in integrated circuits. *Barson, Fred*, *J-SC 76 Aug 505-510 (1F08)*
- emitter and collector resistances; error minimization in measurement. *Choma, John, Jr.*, *J-SC 76 Apr 318-322 (1F09)*
- emitter and collector resistances; determination in integrated bipolar structure. *Huang, J. S. T.*, *J-SC 76 Apr 343-344 (2B01)*
- fabrication of super-gain transistors for integrated circuits. *Gegg, Winifred M.*, *J-SC 76 Aug 485-491 (1E02)*
- fabrication using simultaneous diffusion of B and As from doped oxide source. *Saraswati, Krishna C.*, *J-SC 76 Aug 495-500 (1E12)*
- integrated high-frequency transistors with As-implanted polysil emitters. *Graul, Jürgen*, *J-SC 76 Aug 491-495 (1E08)*
- modeling; two-lump model for computer circuit simulation. *Divekar, D. A.*, *J-SC 76 Oct 726-730 (1F09)*
- models; common-emitter short-circuit gain-bandwidth product of transistors operated in high-injection regime. *Choma, John, Jr.*, *J-SC 76 Apr 346-348 (2B04)*
- Bipolar transistors; cf.** Microwave bipolar transistors; Power transistors; UHF bipolar transistors
- Bipolar transistor amplifiers**
differential amplifiers; offset voltage and common-mode rejection ratio. *Jaeger, Richard C.*, *J-SC 76 Aug 557-561 (2C11)*
- Bipolar transistor amplifiers; cf.** Microwave bipolar transistor amplifiers; Power transistors
- Bipolar transistor circuits**
current dividers; precision active current splitters with high output impedance. *Barker, R. W. J.*, *J-SC 76 Jun 406-408 (1E03)*
- Bipolar transistor circuits; cf.** Bipolar integrated circuits
- Bipolar transistor switches**
active crosspoints for telephone exchanges. *Danneels, Johan M. R.*, *J-SC 76 Jun 394-400 (1D05)*
- telephone switching; 4×4 array of active bipolar transistor crosspoints. *Danneels, Johan M. R.*, *J-SC 76 Dec 779-783 (1D02)*
- Blood flow measurement**
ultrasonic Doppler flowmeters; implantable bidirectional flowmeter using micropower integrated circuits. *Frescura, Bert L.*, *J-SC 76 Dec 817-825 (1F12)*
- Breakdown; cf.** Dielectric breakdown
- C**
- Cameras; cf.** TV cameras
- Capacitors**
single crystal Si-SiO₂-polycrystalline Si structures; dielectric field strength degradation. *Maittauch, R. J.*, *J-SC 76 Oct 732-735 (2G01)*
- Carrier processes; cf.** Charge-carrier processes
- CCD; cf.** Charge-coupled devices
- Charge-carrier processes; cf.** Charge-carrier transport processes
- Charge-carrier transport processes**
CCD image sensors; charge-transfer efficiency in buried-channel linear imagers at very low signal levels. *Jack, Michael D.*, *J-SC 76 Feb 160-166 (2F03)*
- CCD memories; scaling procedure for surface-channel devices yielding constant transfer inefficiency. *Yau, Leopoldo D.*, *J-SC 76 Feb 214-219 (3D02)*
- CCDs; charge-transfer inefficiency in bulk devices. *Collet, M. G.*, *J-SC 76 Feb 156-159 (2E13)*
- CCDs; charge-transfer inefficiency in conductively connected devices at low frequencies. *Krambeck, R. H.*, *J-SC 76 Feb 171-180 (3A01)*
- surface channel devices; model for charge transport. *Scott, D. B.*, *J-SC 76 Jun 422-424 (1F05)*
- Charge-coupled devices**
analog-signal processing techniques. *Hense, Karl R.*, *J-SC 76 Feb 197-202 (3B13)*
- charge-injection techniques; high-linearity surface-potential equilibration-type technique that does not require input clock. *Haken, Roger A.*, *J-SC 76 Feb 189-196 (3B05)*
- charge-injection techniques; simple linear surface-potential equilibration-type technique for two-phase CCD with overlapping electrodes. *Wang, Chi-Shin*, *J-SC 76 Feb 232-233 (3E06)*
- charge-transfer inefficiency in bulk CCDs; effects of bulk traps. *Collet, M. G.*, *J-SC 76 Feb 156-159 (2E13)*
- charge-transfer inefficiency in electron-beam fabricated conductively connected CCDs at low frequencies. *Krambeck, R. H.*, *J-SC 76 Feb 171-180 (3A01)*
- charge transport in surface channel devices; model. *Scott, D. B.*, *J-SC 76 Jun 422-424 (1F05)*
- delay devices; dual differential analog device for sampled data analog signal processing applications. *Sealer, David A.*, *J-SC 76 Feb 105-108 (2B04)*
- electrode structures; two-phase and uniphase structures fabricated by offset-mask technique. *Mohsen, Amr M.*, *J-SC 76 Feb 180-188 (3A10)*
- fabrication; nonoverlapping gate technology. *Browne, V. A.*, *J-SC 76 Feb 203-207 (3C05)*
- filters; reprogrammable recursive filter bank for Doppler radar applications. *Matiern, John*, *J-SC 76 Feb 88-93 (2A01)*
- input circuits; edge-triggered circuit with threshold correcting feature. *White, B. J.*, *J-SC 76 Feb 231-232 (3E05)*
- International Conference on the Application of Charge-Coupled Devices San Diego, CA, 1975; list of papers presented at conference. *J-SC 76 Feb 234-235 (3E08)*
- peristaltic CCDs; twin-layer (profiled) device performance for different surface-layer doping levels. *Peek, Herman L.*, *J-SC 76 Feb 167-170 (2F10)*
- potential profile in bulk channel CCDs; solution using depletion approximation. *Dale, Brian*, *J-SC 76 Feb 207-214 (3C09)*
- shift registers; noise in buried channel linear registers. *Brodersen, Robert W.*, *J-SC 76 Feb 147-155 (2E04)*
- surface potential of four-phase CCDs; calculation. *Schechter, Daniel*, *J-SC 76 Feb 225-228 (3D13)*
- three-phase CCDs using three polysilicon levels and SiO₂-Si₃N₄ gate insulator; oxide growth in trichloroethylene ambient. *Declerck, Gilbert J.*, *J-SC 76 Feb 229-231 (3E03)*
- transversal filters; 500-stage filter for spectral analysis. *Brodersen, Robert W.*, *J-SC 76 Feb 75-84 (1F06)*
- transversal filters using optical inputs; optical convolvers. *Copeland, Miles A.*, *J-SC 76 Feb 84-87 (1G01)*
- Charge-coupled devices; cf.** Charge-transfer devices
- Charge-coupled image sensors**
antiblooming method for linear imagers. *Mauthe, M.*, *J-SC 76 Aug 547-550 (2C01)*
- charge-transfer efficiency in buried-channel linear imagers at very low signal levels. *Jack, Michael D.*, *J-SC 76 Feb 160-166 (2F03)*
- infrared imaging array using Schottky-barrier detectors. *Kohn, Elliott S.*, *J-SC 76 Feb 139-146 (2D10)*
- recent advances. *Barbe, David F.*, *J-SC 76 Feb 109-114 (2B08)*
- TV cameras; vertical frame transfer type sensor for 525-line TV format. *Séquin, Carlo H.*, *J-SC 76 Feb 115-121 (2B14)*
- Charge-coupled memories**
electrode structures; polysilicon offset-mask structure. *Mohsen, Amr M.*, *J-SC 76 Feb 180-188 (3A10)*
- high-density memories; 16-kbit memory using condensed serial-parallel-serial structure on chip measuring $3.45 \times 4.29 \text{ mm}^2$. *Rosenbaum, Stanley D.*, *J-SC 76 Feb 33-40 (1C06)*
- multiphase serial-parallel-serial memories; 4096-bit serial decoded memory. *Tehon, Wallace E.*, *J-SC 76 Feb 25-33 (1B12)*
- overview. *Terman, Lewis M.*, *J-SC 76 Feb 4-10 (1A05)*
- pulse Doppler radar signal processors. *Roberts, J. B. G.*, *J-SC 76 Feb 100-104 (2A13)*
- RAMs; continuously charge-coupled memory. *Hoffmann, Kurt*, *J-SC 76 Oct 591-596 (1B14)*
- random-access memory cell. *Tasch, Al F., Jr.*, *J-SC 76 Feb 58-63 (1E03)*
- random access memory cells; charge capacity analysis. *Tasch, Al F., Jr.*, *J-SC 76 Oct 575-585 (1A12)*
- scaling procedure for surface-channel CCDs yielding constant transfer inefficiency. *Yau, Leopoldo D.*, *J-SC 76 Feb 214-219 (3D02)*
- serial memories; 16 384-bit, low-access time memory for high-volume product. *Chow, Sunlin*, *J-SC 76 Feb 10-18 (1A11)*
- serial memories; 16-kbit block addressed memory. *Mohsen, Amr M.*, *J-SC 76 Feb 40-48 (1C13)*
- serial memories; 64-kbit block addressed memory. *Mohsen, Amr M.*, *J-SC 76 Feb 49-58 (1D08)*
- serial memories; 9216-bit NMOS/CCD memory organized as 1024 words by 9 bits. *Varshney, Ramesh C.*, *J-SC 76 Feb 18-24 (1B05)*
- Charge-injection devices; cf.** Charge-transfer devices
- Charge-injection image sensors**
operating techniques and performance characteristic. *Burke, Hubert K.*, *J-SC 76 Feb 121-128 (2C06)*
- recent advances. *Barbe, David F.*, *J-SC 76 Feb 109-114 (2B08)*
- three-terminal imagers. *Jaspers, Paul G. A.*, *J-SC 76 Feb 133-139 (2D04)*
- transparent metal oxide electrode imagers. *Brown, Dale M.*, *J-SC 76 Feb 128-132 (2C13)*
- Charge-transfer devices**
analog signal processing applications. *Whitehouse, Harper J.*, *J-SC 76 Feb 64-65 (1E09)*
- filters; multiplexed recursive filters. *Gersho, Allen*, *J-SC 76 Feb 214-219 (3D08)*
- multipliers; charge-transfer multiplying digital-analog converter. *Albarrán, Jose F.*, *J-SC 76 Dec 772-779 (1C09)*
- radar system applications; MTI delay line canceller and ECM memory. *Butler, Walter J.*, *J-SC 76 Feb 93-100 (2A06)*
- sense amplifiers for random-access one-device dynamic memory cell arrays. *Heller, Lawrence G.*, *J-SC 76 Oct 596-601 (1C05)*
- special issue: foreword. *Buss, Dennis D.*, *J-SC 76 Feb 3-4 (1A04)*
- special issue; joint issue with *Transactions on Electron Devices*. *J-SC 76 Feb 3-233 (1A04)*
- transversal filters; split-electrode filter. *Baertsch, Richard D.*, *J-SC 76 Feb 65-74 (1E10)*
- Charge-transfer devices; cf.** Charge-coupled devices; Charge-injection devices
- CID; cf.** Charge-injection devices
- Circuits; cf.** Networks
- Circuit switching; cf.** Telephone switching
- CMOS**
abbr. of Complementary metal-oxide semiconductor
- CMOSFET integrated circuits**
fabrication; deep-depletion-process technology for CMOS/SOS circuits. *Ipri, Alfred C.*, *J-SC 76 Apr 329-336 (2A01)*
- fabrication; double-diffused CMOS integrated circuit process. *Masuhara, Toshiaki*, *J-SC 76 Aug 453-458 (1B12)*
- radiation-hardened circuits; process technology. *Dawes, William R., Jr.*, *J-SC 76 Aug 459-465 (1C04)*
- shift registers; CMOS/SOS semi-static registers. *Ipri, Alfred C.*, *J-SC 76 Apr 337-338 (2A09)*
- CMOSFET integrated circuits, analog**
switches; monolithic 200-V CMOS analog switch. *Plummer, James D.*, *J-SC 76 Dec 809-817 (1F04)*
- CMOSFET integrated circuits, logic**
programmable logic arrays; large static array using LOCOS technology. *May, Peter*, *J-SC 76 Jun 365-369 (1B04)*
- CMOSFET integrated circuits, memory**
RAMs; monostable memory with self-refresh mode. *Shiga, Kazumasa*, *J-SC 76 Oct 609-613 (1D04)*
- CMOSFET switches**
analog switches; monolithic 200-V switch. *Plummer, James D.*, *J-SC 76 Dec 809-817 (1F04)*
- Color TV; cf.** TV

Communication switching; cf. Telephone switching
Communication systems, cf. Digital communication; Optical communication; Radio communication
Companding
 analog compander using bipolar technology. *Todd, Craig C., J-SC 76 Dec 754-762 (1B05)*
 integrated companders; expander circuit using bipolar technology. *Erratico, Pietro G., J-SC 76 Dec 762-772 (1B13)*
Comparators
 computer peripheral logic units; 128-bit multicomparator for performing search-sort function on arbitrary length data strings. *Mead, Carver A., J-SC 76 Oct 692-695 (2D03)*
 integrated-circuit comparators; macromodel. *Getreu, Ian E., J-SC 76 Dec 826-833 (2A01)*
Complementary MOS; cf. CMOS
Computers; cf. Minicomputers
Computer applications; cf. Minicomputer applications
Computer applications, integrated-circuit design
 bipolar transistors: two-lump model for computer circuit simulation. *Divekar, D. A., J-SC 76 Oct 726-730 (1F09)*
 circuit simulation in presence of electrothermal interaction. *Fukahori, Kiyoshi, J-SC 76 Dec 834-846 (2A09)*
 integrated-circuit comparators; macromodel. *Getreu, Ian E., J-SC 76 Dec 826-833 (2A01)*
 MOSFET integrated circuits containing high-voltage DMOSTs. *Pocha, Michael D., J-SC 76 Oct 718-726 (2F01)*
 MOSFET integrated circuits; Mini-MSINC minicomputer circuit simulator with modular built-in model. *Young, T. K., J-SC 76 Oct 730-732 (2F13)*
Computer arithmetic; cf. Arithmetic
Computer peripherals
 logic units: 128-bit multicomparator for performing search-sort function on arbitrary length data strings. *Mead, Carver A., J-SC 76 Oct 692-695 (2D03)*
Computer pipeline arithmetic
 multiplication; low-power bipolar two's complement serial pipeline multiplier chip. *Kane, Jack, J-SC 76 Oct 669-678 (2B08)*
Computer programming; cf. Computer software
Computer software; cf. Microprogramming
Conferences; cf. Solid-State Circuits Conference. 1st European, Canterbury, England, 1975
Contacts; cf. Semiconductor device metallization
Conversion; cf. Digital-analog conversion; Transducers
Convolution
 optical CCD convolvers. *Copeland, Miles A., J-SC 76 Feb 84-87 (1G01)*
Counting circuits
 CMOS/SOS counters; 22-stage high-frequency counter for watch-circuit applications. *Ipri, Alfred C., J-SC 76 Apr 329-336 (2A01)*
CTD; cf. Charge-transfer devices
Current dividers
 precision active current splitters with high output impedance. *Barker, R. W. J., J-SC 76 Jun 406-408 (1E03)*

D

Defects; cf. Semiconductor defects
Delay devices
 CCD delay devices; dual differential analog device for sampled data analog signal processing applications. *Sealer, David A., J-SC 76 Feb 105-108 (2B04)*
Delay lines
 CCD analog delay lines using nonoverlapping gate technology. *Browne, V. A., J-SC 76 Feb 203-207 (3C05)*
 MTI radar; delay line cancellers using charge-transfer devices. *Butler, Walter J., J-SC 76 Feb 93-100 (2A06)*
Dielectric breakdown
 single crystal Si-SiO₂-polycrystalline Si structures; dielectric field strength degradation. *Mattauch, R. J., J-SC 76 Oct 732-735 (2G01)*
Differential amplifiers
 common-mode rejection ratio limitations of differential pair and differential cascode amplifiers. *Jaeger, Richard C., J-SC 76 Jun 411-417 (1E08)*
 offset voltage and common-mode rejection ratio of bipolar amplifiers. *Jaeger, Richard C., J-SC 76 Aug 557-561 (2C11)*
Digital-analog conversion
 current-switch digital-analog converters: circuit techniques for reducing current gain mismatch and second-quad errors, and eliminating V_{BE} grading. *Schulz, Raymond A., J-SC 76 Apr 338-341 (2A10)*
 high-accuracy monolithic converters using dynamic element matching. *van de Plassche, Rudy J., J-SC 76 Dec 795-800 (1E04)*
 monolithic bipolar 10-bit converters. passive laser trimming. *Price, John J., J-SC 76 Dec 789-794 (1D12)*
 multipliers: charge-transfer multiplying digital-analog converter. *Albarrán, Jose F., J-SC 76 Dec 772-779 (1C09)*
Digital communication; cf. PCM; PPM
Digital filters; cf. Recursive digital filters; Sampled-data filters
Digital integrated circuits; cf. Bipolar integrated circuits; CMOSFET integrated circuits; MOSFET integrated circuits; Semiconductor logic circuits; Semiconductor memories
Diodes; cf. Semiconductor diodes
Discrete Fourier transforms
 transversal filters; 500-stage CCD filter for spectral analysis. *Brodersen, Robert W., J-SC 76 Feb 75-84 (1F06)*
Discrete-time filters; cf. Sampled-data filters
Distributed filters; cf. Transversal filters
Doping; cf. Semiconductor doping
Doppler measurements
 ultrasonic blood flow measurement; micropower integrated circuits for implantable bidirectional flowmeter. *Frescura, Bert L., J-SC 76 Dec 817-825 (1F12)*
Doppler radar
 filter banks, reprogrammable CCD recursive filter bank. *Mattern, John, J-SC 76 Feb 88-93 (2A01)*
Doppler radar, pulse
 signal processing charge-coupled device and surface acoustic wave techniques. *Roberts, J. B. G., J-SC 76 Feb 100-104 (2A13)*

E

ECM; cf. Electronic countermeasures
Electric variables measurement; cf. Power measurement; Semiconductor device measurements
Electric variables transducers; cf. Voltage transducers
Electron-beam applications; cf. Semiconductor device fabrication
Electron carriers; cf. Charge-carrier processes
Electronic countermeasures; cf. Radar jamming
Electrostatics
 CCD potential profiles; calculation using Green's function techniques. *Schechter, Daniel, J-SC 76 Feb 225-228 (3D13)*
Electrothermal integrated circuits
 design; computer simulation of integrated circuits in presence of electrothermal interaction. *Fukahori, Kiyoshi, J-SC 76 Dec 834-846 (2A09)*

F

Fabrication; cf. Integrated-circuit fabrication; Semiconductor device fabrication
Feedforward amplifiers
 high-power 2.2 GHz amplifier using thin-film hybrid-circuit technology. *Hsieh, Chi-Chia, J-SC 76 Apr 271-278 (1C04)*
FETs; cf. JFETs; Microwave FETs; Microwave transistors; MOSFETs; Power transistors; Schottky-barrier FETs
FET
abbr. of Field-effect transistor
FET amplifiers; cf. Microwave FET amplifiers; Power transistors
FET circuits
 current dividers; precision active current splitters with high output impedance. *Barker, R. W. J., J-SC 76 Jun 406-408 (1E03)*
FET integrated circuits; cf. Bipolar-FET integrated circuits; MOSFET integrated circuits
FET integrated circuits, logic
 Si MESFET logic circuits; subnanosecond low-power gate for LSI. *Nuzillat, Gérard, J-SC 76 Jun 385-394 (1C10)*
FET integrated circuits, memory
 MNOS FET memories; nonvolatile optical memory for operation in visible and infrared regions. *Koike, Susumu, J-SC 76 Apr 303-307 (1E08)*
FET integrated circuits, memory; cf. JFET integrated circuits; MOSFET integrated circuits
Field-effect transistors; cf. FETs
Filters; cf. Active filters; Bandpass filters; Digital filters; Low-pass filters; Radar signal processing; Transversal filters
Flow; cf. Fluid flow
Fluid flow; cf. Liquid flow
Fourier transforms; cf. Discrete Fourier transforms
Frequency conversion
 frequency doublers; integrable doubler for sinusoidal signals. *Ashok, S., J-SC 76 Apr 341-343 (2A13)*
Frequency multiplication; cf. Frequency conversion
Frequency synthesizers
 TV receiver tuners; frequency synthesized digital tuning system for UHF/VHF receivers. *Wu, W. John, J-SC 76 Jun 420-422 (1F03)*
Function generators; cf. Waveform generators

H

Heat; cf. Thermal
Hole carriers; cf. Charge-carrier processes
Hybrid integrated circuits
 feedforward amplifiers; 2.2 GHz high-power amplifier. *Hsieh, Chi-Chia, J-SC 76 Apr 271-278 (1C04)*

I

IC; cf. Integrated circuits
IGFETs; cf. MOSFETs
Image sensors; cf. Charge-coupled image sensors; Charge-injection image sensors; Infrared image sensors
IMPATT diode oscillators
 millimeter-wave pulsed oscillators for use at 35, 94, and 140 GHz. *Ying, Robert S., J-SC 76 Apr 279-285 (1C12)*
Implantable devices
 bidirectional blood flowmeters using micropower integrated circuits. *Frescura, Bert L., J-SC 76 Dec 817-825 (1F12)*
Inductance
 semiconductor inductance obtained by impedance conversion method; use in wideband variable tuning circuits with constant Q . *Watanabe, Akira, J-SC 76 Apr 307-312 (1E12)*
Infrared(0.70-100 μm); cf. Submillimeter-wave (300-3000 GHz)
Infrared image sensors
 charge-coupled imaging array using Schottky-barrier detectors. *Kohn, Elliott S., J-SC 76 Feb 139-146 (2D10)*
Infrared radio communication
 TV receiver infrared remote control; PPM transmission system for color TV receivers. *Casler, Herman J., J-SC 76 Dec 801-808 (1E10)*
Insulation breakdown. cf. Dielectric breakdown
Integrated circuits; cf. Analog integrated circuits; Bipolar integrated circuits; Charge-coupled devices; Charge-transfer devices; CMOSFET integrated circuits; Electrothermal integrated circuits; FET integrated circuits; Hybrid integrated circuits; MOSFET integrated circuits; Semiconductor logic circuits; Semiconductor memories
Integrated-circuit design; cf. Computer applications, integrated-circuit design
Integrated-circuit fabrication
 bipolar logic circuits; high-speed integrated injection logic circuit. *Mulder, Cor, J-SC 76 Jun 379-385 (1C04)*
 CMOSFET integrated circuits: double-diffused technology. *Masuhara, Toshiaki, J-SC 76 Aug 453-458 (1B12)*
 CMOSFET integrated circuits; process technology for radiation-hardened circuits. *Dawes, William R., Jr., J-SC 76 Aug 459-465 (1C04)*
 CMOS/SOS circuits; fabrication using deep-depletion-process technology. *Ipri, Alfred C., J-SC 76 Apr 329-336 (2A01)*

special issue on technology and processing, *J-SC 76 Aug 430-518 (1A03)*
 special issue on technology and processing; foreword. *Gregory, B. L., Guest ed., J-SC 76 Aug 430 (1A03)*

Integrated-circuit fabrication; cf. Ion implantation

Integrated-circuit interconnections; cf. Integrated-circuit metallization

Integrated-circuit layout

bipolar logic circuits; high-speed integrated injection logic circuit with simplified layout. *Mulder, Cor, J-SC 76 Jun 379-385 (1C04)*

Integrated-circuit metallization

lift-off technique for realizing interconnections in circuits with high packing density. *Widmann, Dietrich W., J-SC 76 Aug 466-471 (1C11)*

Integrated-circuit modeling

bipolar integrated circuits; integrated injection logic macromodel including lateral and current redistribution effects. *Estreich, Donald B., J-SC 76 Oct 648-657 (2A01)*

comparators; macromodel. *Getreu, Ian E., J-SC 76 Dec 826-833 (2A01)*

Integrated-circuit thermal factors; cf. Semiconductor device thermal factors

Integrated injection logic; cf. Bipolar integrated circuits, logic

Integrating circuits

inverting integrators; high-frequency small-signal response. *Allen, Phillip E., J-SC 76 Aug 545-547 (2B13)*

Interconnections; cf. Integrated-circuit metallization

Ion implantation

bipolar transistors; fabrication of super-gain transistors for integrated circuits. *Gegg, Winfred M., J-SC 76 Aug 485-491 (1E02)*

bipolar transistors; integrated high-frequency transistors with As-implanted polysil emitters. *Graul, Jürgen, J-SC 76 Aug 491-495 (1E08)*

J

Jamming; cf. Radar jamming

JFETs

fabrication of p-channel JFETs using borsenic process. *Saraswat, Krishna C., J-SC 76 Aug 495-500 (1E12)*

negative resistance; theory of voltage-controlled negative resistance. *Mizuno, Hiroyuki, J-SC 76 Apr 313-317 (1F04)*

vertical channel JFETs; high-power and high-frequency FETs fabricated using Si planar technology. *Ozawa, Osamu, J-SC 76 Aug 511-518 (1F14)*

JFET

abbr. of Junction field-effect transistor

JFET integrated circuits, memory

random-access memories; multilevel or analog memory using one transistor per cell. *Heald, Raymond A., J-SC 76 Aug 519-528 (2A01)*

Josephson device logic circuits

distributed Josephson tunneling logic circuits. *Schlig, Eugene S., J-SC 76 Jun 424-426 (1F07)*

Junction FETs; cf. JFETs

L

Large-scale integration; cf. Digital integrated circuits

Laser applications, materials processing

digital-analog converters; passive laser trimming of 10-bit monolithic bipolar converter. *Price, John J., J-SC 76 Dec 789-794 (1D12)*

read-only memories; laser coding of bipolar memories. *North, James C., J-SC 76 Aug 500-505 (1F03)*

temperature transducers; two-terminal transducer fabricated using laser trimmed thin-film-on-Si technology. *Timko, Michael P., J-SC 76 Dec 784-788 (1D07)*

Laser materials-processing applications; cf. Laser applications, materials processing

Lateral devices

bipolar transistors; fabrication of lateral p-n-p transistor using borsenic process. *Saraswat, Krishna C., J-SC 76 Aug 495-500 (1E12)*

Layout; cf. Integrated-circuit layout

Linear integrated circuits; cf. Analog integrated circuits

Liquid flow measurement; cf. Blood flow measurement

Logic circuits; cf. Digital integrated circuits; Josephson device logic circuits; Semiconductor logic circuits

Low-pass filters

biquad derived structure realization. *Brodie, J. H., J-SC 76 Aug 552-555 (2C06)*

LSI; cf. Digital integrated circuits

M

Materials processing; cf. Laser applications

Measurement; cf. Electric variables measurement; Semiconductor device measurements; Thermal variables measurement; Time measurement

Memories; cf. Analog memories; Optical memories; Random-access memories; Read-only memories; Semiconductor memories

MESFETs; cf. Schottky-barrier FETs

Metallization; cf. Integrated-circuit metallization; Semiconductor device metallization

Metal-nitride-oxide-semiconductor; cf. MNOS

Metal-oxide-semiconductor; cf. MOS

Metal-semiconductor devices; cf. Schottky-barrier devices

Microprogramming

sequences using isoplanar integrated-injection logic. *Crippen, Richard E., J-SC 76 Oct 662-668 (2B01)*

Microwave(3-30 GHz); cf. Millimeter-wave (30-300 GHz); UHF (300-3000 MHz)

Microwave amplifiers; cf. Microwave bipolar transistor amplifiers; Microwave FET amplifiers

Microwave bipolar transistors

mounting and interconnection improvements. *Belohoubek, Erwin F., J-SC 76 Apr 256-263 (1B03)*

Microwave bipolar transistor amplifiers

linearized class-B amplifiers. *Sechi, Franco N., J-SC 76 Apr 264-270 (1B11)*

Microwave circuits

special issue, *J-SC 76 Apr 242-302 (1A03)*

special issue foreword. *Frey, Jeffrey, Guest ed., J-SC 76 Apr 242 (1A03)*

Microwave FET amplifiers

GaAs Schottky-barrier FET amplifiers; noise. *Pucel, Robert A., J-SC 76 Apr 243-255 (1A04)*

linearized class-B amplifiers. *Sechi, Franco N., J-SC 76 Apr 264-270 (1B11)*

Microwave oscillators; cf. IMPATT diode oscillators

Microwave transistors; cf. Microwave bipolar transistors; Microwave FETs

Millimeter-wave(30-300 GHz); cf. Microwave (3-30 GHz)

Millimeter-wave oscillators

IMPATT diode oscillators; pulsed oscillator for 35, 94, and 140 GHz. *Ying, Robert S., J-SC 76 Apr 279-285 (1C12)*

Minicomputers

16-bit LSI minicomputer using N-channel MOS technology. *Yoshida, Kenji, J-SC 76 Oct 696-702 (2D07)*

Minicomputer applications

integrated-circuit design; Mini-MSINC minicomputer circuit simulator with modular built-in model. *Young, T. K., J-SC 76 Oct 730-732 (2F13)*

MNOS

abbr. of Metal-nitride-oxide-semiconductor

MNOS memories

charge-addressed memories; 16-kbit read/write nonvolatile memory. *Fagan, John L., J-SC 76 Oct 631-636 (1E12)*

on-chip high-voltage generation using improved voltage multiplier technique. *Dickson, John F., J-SC 76 Jun 374-378 (1B13)*

optical memories; electrically erasable nonvolatile MNOS FET memory for operation in visible and infrared regions. *Koike, Susumu, J-SC 76 Apr 303-307 (1E08)*

RAMs; block-oriented memory using 2-kbit MNOS memory array. *Lodi, Robert J., J-SC 76 Oct 622-630 (1E03)*

serial memories; 9216-bit NMOS/CCD memory organized as 1024 words by 9 bits. *Varshney, Ramesh C., J-SC 76 Feb 18-24 (1B05)*

Modeling; cf. Integrated-circuit modeling; Semiconductor device modeling

MOS

abbr. of Metal-oxide-semiconductor

MOS devices; cf. Charge-coupled devices; Charge-injection devices; Charge-transfer devices

MOSFETs

SOS MOSFETs; fabrication and performance of high-voltage devices. *Ronen, Ram S., J-SC 76 Aug 431-442 (1A04)*

MOSFETs; cf. CMOSFETs

MOSFET integrated circuits, memory

RAMs; 16-kbit single-transistor cell memory with read access time of 200 ns. *Itoh, Kiyoo, J-SC 76 Oct 585-590 (1B08)*

MOSFET integrated circuits

analog-to-digital converters; slope-type converter. *Smarandoiu, G., J-SC 76 Jun 408-410 (1E05)*

computer-aided design of circuits containing high-voltage DMOSTs. *Pocha, Michael D., J-SC 76 Oct 718-726 (2F01)*

computer-aided design; Mini-MSINC minicomputer circuit simulator with modular built-in model. *Young, T. K., J-SC 76 Oct 730-732 (2F13)*

DMOS integrated circuits; optimum load device. *Lin, Hung Chang, J-SC 76 Aug 443-452 (1B02)*

single crystal Si-SiO₂-polycrystalline Si structures; dielectric field strength degradation. *Mattauch, R. J., J-SC 76 Oct 732-735 (2G01)*

MOSFET integrated circuits; cf. CMOSFET integrated circuits

MOSFET integrated circuits, analog

operational amplifiers; internally compensated amplifier using NMOS technology. *Tsivdis, Yannis P., J-SC 76 Dec 748-753 (1A13)*

speech coders; segmented μ -255 law PCM coder using NMOS technology. *Tsivdis, Yannis P., J-SC 76 Dec 740-747 (1A05)*

TV receiver ultrasonic-infrared remote control; PPM receiver for color TV receivers. *Casier, Herman J., J-SC 76 Dec 801-808 (1E10)*

MOSFET integrated circuits, digital

minicomputers using N-channel MOS technology. *Yoshida, Kenji, J-SC 76 Oct 696-702 (2D07)*

MOSFET integrated circuits, logic

multicomparators; 128-bit comparator for performing search-sort function or arbitrary length data strings. *Mead, Carver A., J-SC 76 Oct 692-695 (2D03)*

programmable logic arrays; high-speed array using ESFI SOS technology. *Hebenstreit, Ernst, J-SC 76 Jun 370-374 (1B09)*

MOSFET integrated circuits, logic; cf. CMOSFET integrated circuits

MOSFET integrated circuits, memory

low-power 2048-bit read/write memory chip. *Remshardt, Rolf, J-SC 76 Jun 352-359 (1A05)*

RAMs; 16-kbit dynamic TTL-compatible memory. *Ahlquist, C. Norman, J-SC 76 Oct 570-574 (1A07)*

RAMs; 4K 5-V static memories. *Schlageter, Jeffrey M., J-SC 76 Oct 602-609 (1C11)*

RAMs; continuously charge-coupled memory. *Hoffmann, Kurt, J-SC 76 Oct 591-596 (1B14)*

ROMs; 16-bit V-groove static memory. *Rodgers, T. J., J-SC 76 Oct 614-622 (1D09)*

ROMs; minimum size structure compatible with Si-gate enhancement/depletion mode MOSFET LSI. *Kawagoe, Hiroto, J-SC 76 Jun 360-364 (1A13)*

MOSFET integrated circuits, memory; cf. CMOSFET integrated circuits

Moving target indicators; cf. MTI

MTI radar

delay line cancellers using charge-transfer devices. *Butler, Walter J., J-SC 76 Feb 93-100 (2A06)*

Multiplexing

analog memory input circuits; CCD edge-triggered circuit. *White, B. J., J-SC 76 Feb 231-232 (3E05)*

Multiplication

serial pipeline multipliers; low-power bipolar two's complement multiplier chip. *Kane, Jack, J-SC 76 Oct 669-678 (2B08)*

Multipliers

digital-analog converters; charge-transfer multiplying converter. *Albarrán, Jose F., J-SC 76 Dec 772-779 (1C09)*

three-gating stage 4x4 multiplier using modular single-stage universal logic gate. *Gaskill, James R., Jr., J-SC 76 Aug 539-544 (2B07)*

Multipliers; cf. Voltage multipliers

Multivibrators

voltage-frequency converters; highly linear converter using precise monolithic multivibrator. *Gilbert, Barrie*. *J-SC 76 Dec 852-864* (2B13)

N**Negative-resistance devices**

JFETs; theory of voltage-controlled negative resistance. *Mizuno, Hiroyuki*, *J-SC 76 Apr 313-317* (1F04)

Networks; cf. Active networks; Nonlinear networks; Resistive networks

Network analysis; cf. Networks

Noise; cf. Amplifier noise; Semiconductor device noise

Nonlinear networks

resistive networks; analysis considering effect of temperature. *Nemeth, K.*, *J-SC 76 Aug 550-552* (2C04)

O**Operational amplifiers**

integrated NMOS amplifier with internal compensation. *Tsividis, Yannis P.*, *J-SC 76 Dec 748-753* (1A13)

monolithic amplifier with large bandwidth and high output current. *Huysing, Johan H.*, *J-SC 76 Apr 323-328* (1F14)

Optical communication; cf. Optical radio communication

Optical memories

NMOS FET memories; nonvolatile memory for operation in visible and infrared regions. *Koike, Susumu*, *J-SC 76 Apr 303-307* (1E08)

Optical radio communication; cf. Infrared radio communication

Oscillators

wide-tunable, integrated sine oscillators. *Doorenbosch, Frank*, *J-SC 76 Jun 401-403* (1D12)

Oscillators; cf. Microwave oscillators; Millimeter-wave oscillators

P**PCM**

abbr. of Pulse-code modulation

PCM communication

speech coders; segmented μ -255 law PCM coder using NMOS technology. *Tsividis, Yannis P.*, *J-SC 76 Dec 740-747* (1A05)

Peripheral equipment; cf. Computer peripherals

p-i-n diodes

high-power diodes; current and voltage waveforms for reverse-bias switching. *Georgopoulos, Chris J.*, *J-SC 76 Apr 286-295* (1D05)

high-power diodes; current and voltage waveforms for forward-bias switching. *Georgopoulos, Chris J.*, *J-SC 76 Apr 295-302* (1D14)

Power amplifiers; cf. Power transistors

Power measurement

sinusoidal frequency doublers. *Ashok, S.*, *J-SC 76 Apr 341-343* (2A13)

Power semiconductor devices

p-n diodes; current and voltage waveforms for reverse-bias switching high-power diodes. *Georgopoulos, Chris J.*, *J-SC 76 Apr 286-295* (1D05)

p-n diodes; current and voltage waveforms for forward-bias switching high-power diodes. *Georgopoulos, Chris J.*, *J-SC 76 Apr 295-302* (1D14)

Power semiconductor devices; cf. Power transistors

Power spectra; cf. Spectral...

Power transistors, bipolar

microwave transistors; mounting and interconnection improvements. *Belouhoubek, Erwin F.*, *J-SC 76 Apr 256-263* (1B03)

Power transistors, bipolar amplifiers

instabilities in RF-power amplifiers caused by self-oscillation in transistor bias network. *Vidkjaer, Jens*, *J-SC 76 Oct 703-712* (2D14)

microwave amplifiers, linearized class-B amplifier. *Sechi, Franco N.*, *J-SC 76 Apr 264-270* (1B11)

RF power amplifiers with saturated power output transistor; transistor storage time. *Sokal, Nathan O.*, *J-SC 76 Apr 344-346* (2B02)

$V_{CE(sat)}$ of RF transistors and waveform details near $V_{CE(sat)}$; measurement. *Sokal, Nathan O.*, *J-SC 76 Aug 555-557* (2C09)

Power transistors, FET

JFETs; vertical channel FET fabricated using Si planar technology. *Ozawa, Osamu*, *J-SC 76 Aug 511-518* (1F14)

MOSFETs with vertical drain electrode and meshed gate structure; maximum power of 200 W in 5×5 mm² chip. *Yoshida, Isao*, *J-SC 76 Aug 472-477* (1D03)

Power transistors, FET amplifiers

microwave amplifiers; linearized class-B amplifier. *Sechi, Franco N.*, *J-SC 76 Apr 264-270* (1B11)

PPM

abbr. of Pulse-position modulation

PPM communication

TV receiver remote control; PPM infrared-ultrasonic transmission system for color TV receivers. *Casier, Herman J.*, *J-SC 76 Dec 801-808* (1E10)

Pulse-code modulation; cf. PCM

Pulse modulation; cf. PCM; PPM

Pulse radar; cf. Doppler radar

R

Radar; cf. MTI radar

Radar jamming

ECM memories; charge-transfer analog memory. *Butler, Walter J.*, *J-SC 76 Feb 93-100* (2A06)

Radar signal processing

Doppler radar; reprogrammable recursive filter bank using CCD discrete analog-signal processing. *Mattern, John*, *J-SC 76 Feb 88-93* (2A01)

pulse Doppler radar; signal processing using charge-coupled device and surface acoustic wave techniques. *Roberts, J. B. G.*, *J-SC 76 Feb 100-104* (2A13)

Radar signal processing; cf. MTI radar

Radar target recognition

Doppler radar; reprogrammable recursive filter bank using CCD discrete analog-signal processing. *Mattern, John*, *J-SC 76 Feb 88-93* (2A01)

Radiation hardening; cf. Radiation protection

Radiation protection; cf. Semiconductor device radiation protection

Radio communication; cf. Optical radio communication

Radio receivers; cf. TV receivers

RAM; cf. Random-access memories

Random-access memories

block-oriented memory using 2-kbit MNOS memory array. *Lodi, Robert J.*, *J-SC 76 Oct 622-630* (1E03)

charge-coupled memory cell. *Tasch, Al F., Jr.*, *J-SC 76 Feb 58-63* (1E03)

charge-coupled memory cells; charge capacity analysis. *Tasch, Al F., Jr.*, *J-SC 76 Oct 575-585* (1A12)

CMOSFET memories; monostable memory with self-refresh mode. *Shiga, Kazumasa*, *J-SC 76 Oct 609-613* (1D04)

continuously charge-coupled memories. *Hoffmann, Kurt*, *J-SC 76 Oct 591-596* (1B14)

JFET memories; multilevel or analog memory using one transistor per cell. *Heald, Raymond A.*, *J-SC 76 Aug 519-528* (2A01)

MOSFET memories; 16-kbit dynamic TTL-compatible memory. *Ahluquist, C. Norman*, *J-SC 76 Oct 570-574* (1A07)

MOSFET memories; 16-kbit single-transistor cell memory with read access time of 200 ns. *Itoh, Kiyoo*, *J-SC 76 Oct 585-590* (1B08)

MOSFET memories; 4K 5-V static memories. *Schlageter, Jeffrey M.*, *J-SC 76 Oct 602-609* (1C11)

one-device cell memory arrays; balanced charge-transfer sense amplifier. *Heller, Lawrence G.*, *J-SC 76 Oct 596-601* (1C05)

Read-only memories

laser coding of bipolar memories. *North, James C.*, *J-SC 76 Aug 500-505* (1F03)

MOSFET memories; minimum size ROM structure compatible with Si-gate enhancement/depletion mode MOSFET LSI. *Kawagoe, Hiroto*, *J-SC 76 Jun 360-364* (1A13)

MOSFET memories; V-groove 16-kbit static memory. *Rodgers, T. J.*, *J-SC 76 Oct 614-622* (1D09)

Receivers; cf. Radio receivers

Recursive digital filters

CCD recursive filter bank for Doppler radar applications. *Mattern, John*, *J-SC 76 Feb 88-93* (2A01)

CTD filters; effects of charge transfer inefficiency on multiplexed filters. *Gersho, Allen*, *J-SC 76 Feb 214-219* (3D08)

Resistive networks

nonlinear networks; analysis considering effect of temperature. *Nemeth, K.*, *J-SC 76 Aug 550-552* (2C04)

ROM; cf. Read-only memories

S**Sampled-data filters**

CCD recursive filter bank for Doppler radar applications. *Mattern, John*, *J-SC 76 Feb 88-93* (2A01)

CTD filters; effects of charge transfer inefficiency on multiplexed recursive filters. *Gersho, Allen*, *J-SC 76 Feb 214-219* (3D08)

Schottky-barrier devices

image sensors; charge-coupled infrared array using Schottky-barrier detectors. *Kohn, Elliott S.*, *J-SC 76 Feb 139-146* (2D10)

Schottky-barrier FETs

Si MESFET logic circuits; subnanosecond low-power gate for LSI. *Nuzillat, Gerard*, *J-SC 76 Jun 385-394* (1C10)

Schottky-barrier FETs; cf. Microwave FETs

Semiconductor charge carriers; cf. Charge-carrier processes

Semiconductor defects

bipolar transistors; pipes causing emitter-collector shorts in integrated circuits. *Barson, Fred*, *J-SC 76 Aug 505-510* (1F08)

bulk traps in bulk CCDs; effects on charge-transfer inefficiency. *Collet, M. G.*, *J-SC 76 Feb 156-159* (2E13)

Semiconductor devices

inductance obtained by impedance conversion method; use in wideband variable tuning circuits with constant Q . *Watanabe, Akira*, *J-SC 76 Apr 307-312* (1E12)

Semiconductor devices; cf. Integrated circuits; Power semiconductor devices;

Semiconductor diodes; Transistors

Semiconductor device contacts; cf. Semiconductor device metallization

Semiconductor device fabrication

CCDs; charge-transfer inefficiency in electron-beam fabricated conductively connected devices. *Krambeck, R. H.*, *J-SC 76 Feb 171-180* (3A01)

CCDs; nonoverlapping gate technology. *Browne, V. A.*, *J-SC 76 Feb 203-207* (3C05)

CCDs; three-phase devices using three polysilicon levels and SiO₂-Si₃N₄ gate insulator. *Declerck, Gilbert J.*, *J-SC 76 Feb 229-231* (3E03)

CCDs; two-phase and uniphase electrode structures. *Mohsen, Amr M.*, *J-SC 76 Feb 180-188* (3A10)

FL devices compatible with linear integrated circuits. *Saltich, Jack L.*, *J-SC 76 Aug 478-485* (1D09)

JFETs; fabrication of vertical channel FET using Si planar technology. *Ozawa, Osamu*, *J-SC 76 Aug 511-518* (1F14)

MOSFETs; fabrication and performance of high-voltage SOS MOSFETs. *Ronen, Ram S.*, *J-SC 76 Aug 431-442* (1A04)

special issue on technology and processing. *J-SC 76 Aug 430-518* (1A03)

special issue on technology and processing; foreword. *Gregory, B. L., Guest ed.*, *J-SC 76 Aug 430* (1A03)

Semiconductor device fabrication; cf. Integrated-circuit fabrication; Ion implantation; Semiconductor device metallization; Semiconductor doping

Semiconductor device measurements

bipolar transistors; error minimization in measurement of emitter and collector resistances. *Choma, John, Jr.*, *J-SC 76 Apr 318-322* (1F09)

bipolar transistors; emitter and collector resistances in integrated structure. *Huang, J. S. T.*, *J-SC 76 Apr 343-344* (2B01)

power transistors; $V_{CE(sat)}$ of RF transistors and waveform details near $V_{CE(sat)}$. *Sokal, Nathan O.*, *J-SC 76 Aug 555-557* (2C09)

UHF power transistors; transistor storage time. *Sokal, Nathan O.*, *J-SC 76 Apr 344-346* (2B02)

Semiconductor device metallization

charge-injection device imagers; transparent metal oxide electrode imager. *Brown, Dale M.*, *J-SC 76 Feb 128-132* (2C13)

- microwave bipolar power transistors; mounting and interconnection improvements. *Belohoubek, Erwin F.*, *J-SC 76 Apr 256-263 (1B03)*
- Semiconductor device modeling**
bipolar transistors; common-emitter short-circuit gain-bandwidth product of transistors operated in high-injection regime. *Choma, John, Jr.*, *J-SC 76 Apr 346-348 (2B04)*
bipolar transistors; two-lump model for computer circuit simulation. *Divekar, D. A.*, *J-SC 76 Oct 726-730 (1F09)*
DMOSTs; two-component MOSFET-resistor model of high-voltage transistor. *Pocha, Michael D.*, *J-SC 76 Oct 718-726 (2F01)*
surface channel devices; model for charge transport. *Scott, D. B.*, *J-SC 76 Jun 422-424 (1F05)*
- Semiconductor device modeling; cf.** Integrated-circuit modeling
- Semiconductor device noise**
CCD shift registers. *Brodersen, Robert W.*, *J-SC 76 Feb 147-155 (2E04)*
GaAs FETs. *Pucel, Robert A.*, *J-SC 76 Apr 243-255 (1A04)*
voltage references; integrated bandgap reference with improved noise performance. *Meijer, Gerard C. M.*, *J-SC 76 Jun 403-406 (1D14)*
- Semiconductor device radiation protection**
CMOSFET integrated circuits; process technology. *Dawes, William R., Jr.*, *J-SC 76 Aug 459-465 (1C04)*
- Semiconductor device thermal factors**
CCDs; charge-transfer inefficiency as function of temperature in bulk devices. *Collet, M. G.*, *J-SC 76 Feb 156-159 (2E13)*
integrated circuits; computer simulation of circuits in presence of electro-thermal interaction. *Fukahori, Kiyoshi.* *J-SC 76 Dec 834-846 (2A09)*
nonlinear resistive networks; analysis considering effect of temperature. *Nemeth, K.*, *J-SC 76 Aug 550-552 (2C04)*
voltage references; integrated bandgap reference with improved temperature performance. *Meijer, Gerard C. M.*, *J-SC 76 Jun 403-406 (1D14)*
- Semiconductor diodes; cf.** IMPATT diodes; p-i-n diodes
- Semiconductor diode switches**
p-i-n diodes; current and voltage waveforms for reverse-bias switching high-power diodes. *Georgopoulos, Chris J.*, *J-SC 76 Apr 286-295 (1D05)*
p-i-n diodes; current and voltage waveforms for forward-bias switching high-power diodes. *Georgopoulos, Chris J.*, *J-SC 76 Apr 295-302 (1D14)*
- Semiconductor doping**
bipolar transistors and JFETs; fabrication using boron process. *Saraswat, Krishna C.*, *J-SC 76 Aug 495-500 (1E12)*
- Semiconductor logic circuits**
figure of merit; minimum energy per logic operation as figure of merit for comparison of different inverter circuit types. *Müller, Rüdiger.* *J-SC 76 Oct 657-661 (2A10)*
special issue on semiconductor memory and logic. *J-SC 76 Oct 566-702 (1A03)*
special issue on semiconductor memory and logic; foreword. *Murphy, B. T., Guest ed.*, *J-SC 76 Oct 568-569 (1A05)*
- Semiconductor logic circuits; cf.** Bipolar integrated circuits; CMOSFET integrated circuits; Digital integrated circuits; FET integrated circuits; MOSFET integrated circuits
- Semiconductor materials; cf.** MNOS; MOS
- Semiconductor memories**
special issue on semiconductor memory and logic. *J-SC 76 Oct 566-702 (1A03)*
special issue on semiconductor memory and logic; foreword. *Vadasz, Leshe L., Guest ed.*, *J-SC 76 Oct 566-567 (1A03)*
- Semiconductor memories; cf.** Bipolar integrated circuits; Charge-coupled memories; FET integrated circuits; MNOS memories; MOSFET integrated circuits
- Semiconductor noise; cf.** Semiconductor device noise
- Semiconductor switches; cf.** Bipolar transistor switches; CMOSFET switches; Semiconductor diode switches
- Sense amplifiers; cf.** Charge-transfer devices
- Sensors; cf.** Transducers
- Shift registers**
CMOS/SOS semi-static registers. *Ipri, Alfred C.*, *J-SC 76 Apr 337-338 (2A09)*
- Shift registers; cf.** Charge-transfer devices
- Signal processing**
analog signal processing with charge-transfer devices. *Whitehouse, Harper J.*, *J-SC 76 Feb 64-65 (1E09)*
analog-signal processing techniques for CCDs. *Hense, Karl R.*, *J-SC 76 Feb 197-202 (3B13)*
sampled data analog signal processing; dual differential charge-coupled analog delay device. *Sealer, David A.*, *J-SC 76 Feb 105-108 (2B04)*
- Signal processing; cf.** Radar signal processing
- Silicon devices**
capacitors; field strength degradation in Si-SiO₂-polycrystalline Si structures. *Mattauch, R. J.*, *J-SC 76 Oct 732-735 (2G01)*
MESFET logic circuits; subnanosecond low-power gate for LSI. *Nuzillat, Gérard.* *J-SC 76 Jun 385-394 (1C10)*
- Silicon devices; cf.** Silicon-on-insulator
- Silicon-on-insulator circuits**
fabrication; deep-depletion-process technology for CMOS/SOS circuits. *Ipri, Alfred C.*, *J-SC 76 Apr 329-336 (2A01)*
programmable logic arrays; high-speed MOSFET array. *Hebenstreit, Ernst.* *J-SC 76 Jun 370-374 (1B09)*
shift registers; CMOS/SOS semi-static registers. *Ipri, Alfred C.*, *J-SC 76 Apr 337-338 (2A09)*
- Silicon-on-insulator devices**
MOSFETs; high-voltage SOS/MOS device fabrication and performance. *Ronen, Ram S.*, *J-SC 76 Aug 431-442 (1A04)*
- Silicon-on-sapphire circuits; cf.** Silicon-on-insulator circuits
- Silicon-on-sapphire devices; cf.** Silicon-on-insulator devices
- Solid-State Circuits Conference, 1st European, Canterbury, England, 1975**
selected conference papers. *J-SC 76 Jun 350-410 (1A03)*
selected conference papers; foreword. *Stein, Karl-Ulrich, Assoc. ed.*, *J-SC 76 Jun 351 (1A04)*
- Solid-State Circuits Conference European, 1st, Canterbury, England, 1975**
selected conference papers; introduction from conference chairman. *Robson, P. N.*, *J-SC 76 Jun 350 (1A03)*
- SOS; cf.** Silicon-on-insulator
- Source coding; cf.** Speech coding
- Special issues**
analog integrated circuits. *J-SC 76 Dec 738-864 (1A03)*
charge-transfer devices; joint issue with *Transactions on Electron Devices*. *J-SC 76 Feb 3-233 (1A04)*
integrated-circuit fabrication; technology and processing. *J-SC 76 Aug 430-518 (1A03)*
microwave circuits. *J-SC 76 Apr 242-302 (1A03)*
semiconductor memory and logic. *J-SC 76 Oct 566-702 (1A03)*
Solid-State Circuits Conference European, 1st, Canterbury, England, 1975; conference papers. *J-SC 76 Jun 350-410 (1A03)*
- Spectral analysis**
transversal filters; 500-stage CCD filter for bandpass filtering and Fourier analysis. *Brodersen, Robert W.*, *J-SC 76 Feb 75-84 (1F06)*
- Spectral analyzers**
acoustic surface-wave spectrum analyzers for pulse Doppler radar signal processing. *Roberts, J. B. G.*, *J-SC 76 Feb 100-104 (2A13)*
- Spectrum analyzers; cf.** Spectral analyzers
- Speech coding**
PCM coders; segmented μ -255 law coder using NMOS technology. *Tsividis, Yannis P.*, *J-SC 76 Dec 740-747 (1A05)*
- Speech transmission; cf.** Speech coding
- Superconducting devices; cf.** Josephson devices
- Surface waves; cf.** Acoustic surface waves
- Switches; cf.** Semiconductor switches
- Switching circuits; cf.** Logic circuits; Semiconductor logic circuits
- Switching, communication; cf.** Communication switching

T

- Telephone switching**
active bipolar transistor crosspoints for integrated exchanges. *Danneels, Johan M. R.*, *J-SC 76 Jun 394-400 (1D05)*
PBX; 4 × 4 array of active bipolar transistor crosspoints. *Danneels, Johan M. R.*, *J-SC 76 Dec 779-783 (1D02)*
- Television; cf.** TV
- Temperature; cf.** Thermal
- Temperature measurement**
temperature-frequency converters using monolithic voltage-frequency converter. *Gilbert, Barrie.* *J-SC 76 Dec 852-864 (2B13)*
- Temperature transducers**
integrated-circuit transducers; two-terminal calibrated current source with supply current directly proportional to absolute temperature. *Trnko, Michael P.*, *J-SC 76 Dec 784-788 (1D07)*
- Thermal factors; cf.** Semiconductor device thermal factors
- Thermal image sensors; cf.** Infrared image sensors
- Thermal integrated circuits; cf.** Electrothermal integrated circuits
- Thermal variables measurement; cf.** Temperature measurement
- Thermal variables transducers; cf.** Temperature transducers
- Thermometers; cf.** Temperature transducers
- Thin-film circuits; cf.** Hybrid integrated circuits; Silicon-on-insulator circuits
- Time delay; cf.** Delay
- Time measurement**
electronic watches; 22-stage high-frequency CMOS/SOS counter. *Ipri, Alfred C.*, *J-SC 76 Apr 329-336 (2A01)*
electronic wrist watches; PL three-function watch chip with direct LED drive. *Tucci, Patrick A.*, *J-SC 76 Dec 847-851 (2B08)*
- Transducers; cf.** Electric variables transducers; Thermal variables transducers
- Transforms; cf.** Fourier transforms
- Transistors; cf.** Bipolar transistors; FETs; Power transistors
- Transistor-transistor logic; cf.** Bipolar integrated circuits, logic
- Transport processes; cf.** Charge-carrier transport processes
- Transversal filters**
CCD filters; 500-stage filter for spectral analysis. *Brodersen, Robert W.*, *J-SC 76 Feb 75-84 (1F06)*
CCD filters; analog-signal processing techniques. *Hense, Karl R.*, *J-SC 76 Feb 197-202 (3B13)*
CCD filters using optical inputs; optical convolvers. *Copeland, Miles A.*, *J-SC 76 Feb 84-87 (1G01)*
charge-transfer split-electrode filters. *Baertsch, Richard D.*, *J-SC 76 Feb 65-74 (1E10)*
- TTL (transistor-transistor logic); cf.** Bipolar integrated circuits, logic
- Tuned circuits**
wideband variable tuning circuits; constant Q circuit using semiconductor inductance obtained by impedance conversion method. *Watanabe, Akira.* *J-SC 76 Apr 307-312 (1E12)*
- Tuners; cf.** TV receiver tuners
- Tunneling; cf.** Josephson devices
- TV cameras**
charge-coupled image sensor for 525-line TV format. *Séquin, Carlo H.*, *J-SC 76 Feb 115-121 (2B14)*
- TV receiver circuits**
ultrasonic-infrared remote control; PPM transmission system for color TV receivers. *Casier, Herman J.*, *J-SC 76 Dec 801-808 (1E10)*
- TV receiver tuners**
integrated frequency synthesized digital tuning system for UHF/VHF receivers. *Wu, W. John.* *J-SC 76 Jun 420-422 (1F03)*

U

- UHF**
abbr. of Ultra high frequency
- UHF amplifiers**
feedforward amplifiers; high-power 2.2 GHz amplifier using thin-film hybrid-circuit technology. *Hsieh, Chi-Chia.* *J-SC 76 Apr 271-278 (1C04)*
- UHF bipolar transistors**
power transistors; transistor storage time. *Sokal, Nathan O.*, *J-SC 76 Apr 344-346 (2B02)*
- UHF devices**
TV receiver tuners; frequency synthesized digital tuning system for UHF/VHF receivers. *Wu, W. John.* *J-SC 76 Jun 420-422 (1F03)*
- Ultra-high frequency; cf.** UHF
- Ultrasonic; cf.** Acoustic

V

Very high frequency: cf. VHF

VHF

abbr. of Very high frequency

VHF devices

TV receiver tuners; frequency synthesized digital tuning system for UHF/VHF receivers. *Wu, W. John, J-SC 76 Jun 420-422 (1F03)*

Voice: cf. Speech

Voltage control

integrated bandgap voltage references. *Meijer, Gerard C. M., J-SC 76 Jun 403-406 (1D14)*

Voltage multipliers

MNOS memories; on-chip high-voltage generation using improved voltage multiplier technique. *Dickson, John F., J-SC 76 Jun 374-378 (1B13)*

Voltage regulation: cf. Voltage control

Voltage transducers

voltage-frequency converters; highly linear converter using precise monolithic multivibrator. *Gilbert, Barrie, J-SC 76 Dec 852-864 (2B13)*

W

Watches: cf. Time measurement

Waveform generators

triangle-sine wave converters using differential pair with emitter degeneration. *Meyer, Robert G., J-SC 76 Jun 418-420 (1F01)*