I. Introduction
Due to the demand for increased integration and device scaling, integrated circuits (ICs) have been designed with the design rule less than 100 nm recently. Single-event upsets (SEUs) and single-event transients (SETs) are serious problems for integrated circuits (ICs) because their supply voltage and the threshold voltage of the transistors are decreased.