Foreword

Special Issue on Characterization of Nano CMOS Variability by Simulation and Measurements

T HIS Special Issue presents significant results from re-cent research studies on the "Characterization of Nano CMOS Variability by Simulation and Measurements." Due to the continuous scaling of the transistor dimensions and the rapid introduction of the 32-nm and 22-nm technology nodes, the variability of transistor characteristics has become a major concern associated with the further scaling and integration of CMOS. Variability already critically affects SRAM scaling and introduces leakage and timing issues in digital logic circuits. Variability is the main factor restricting scaling of the supply voltage, which for the last four technology generations has remained virtually constant and thereby has added to the power crisis. In addition to this increasing variability, the looming challenges that arise from the statistical aspects of reliability threaten to dramatically reduce the life span of integrated circuits and systems in the near future. The physical and compact modeling of variability and the statistical aspects of reliability, together with their requirements for comprehensive characterization, have been highlighted in the 2008 and 2010 updates of the International Technology Roadmap for Semiconductors and in the 2008 European Nanoelectronics Initiative Advisory Council (ENIAC) Joint Technology Initiative (JTI) Multi-annual Strategic Plan. These topics have also received particular attention in the recent European FP7 Cooperation Project named "Silicon-based nanostructures and nanodevices for long-term nanoelectronics applications" (NANOSIL FP7 IST-216171) that is cited by several papers in this Special Issue.

The simulation and characterization of variability have become extremely important in terms of understanding the current variability mechanisms and sources. They are also used for predicting the levels of variability in future technology generations involving conventional and novel nanoscale CMOS devices such as biosensors and other devices used in more than Moore applications of nanoelectronics. Many semiconductor industry stakeholders now accept that variability and statistical reliability requirements will transform the way circuits and systems are designed in the future. In addition, reliable statistical compact models based on predictive physical simulations will be critical for designing these systems.

In view of the increasing importance of this area that involves new materials, devices, circuits, modeling tools, characterization techniques, and associated international standards, the aim of this Special Issue is to bring together recent advances in the "Characterization of Nano CMOS Variability by Simulation and Measurements" and present them to the device- and designoriented academic and industrial communities, as represented by the readers of the IEEE TRANSACTIONS ON ELECTRON DEVICES.

This Special Issue consists of 16 carefully selected papers, i.e., 5 invited papers (one of which has two parts) and 11 contributed papers, that discuss topics such as process variation, device variability, hierarchical modeling tools, and address challenges such as device mismatch and SRAM noise margin variability. The Special Issue starts with the five invited papers.

Highlights from the 5 invited papers:

- 1) In "Process Technology Variation," Kuhn *et al.* discuss the importance of process variation in modern CMOS transistor technology, review front-end variation sources, present device and circuit variation measurement techniques, and compare recent intrinsic transistor variation performance reported in the literature.
- 2) In "Quantum transport study on the Impact of Channel Length and Cross-section on Variability Induced by Random Discrete Dopants in Narrow Gate-all-around Silicon Nanowire Transistors," Martinez *et al.* review and extend recent work on the effect of random discrete dopants on the statistical variability in gate-all-around silicon nanowire transistors. The authors use the nonequilibrium Green's function formalism and full 3-D real-space and coupled-mode-space representations.
- 3) In "Hierarchical Simulation of Process Variations and their Impact on Circuits and Systems: Methodology (Part I) and Results (Part II)," Lorenz *et al.* discuss in Part I the sources of process variations and the stateof-the-art related simulation tools with their hierarchical structure. In Part II, they present examples of hierarchical simulation results obtained with the methodology described in Part I.
- 4) In "Characterization and Modeling of Transistor Variability in Advanced CMOS Technologies," Mezzomo *et al.* review their results on the characterization and modeling of transistor mismatch in advanced CMOS technologies. They begin with a review of the theoretical background and modeling approaches for analyzing and interpreting the mismatch results. Next, they discuss the experimental procedures and methodologies for characterizing transistor matching. Finally, they present typical matching results obtained on modern CMOS technologies with the main variability (mismatch) sources.
- 5) In "Direct Measurement of Correlation between SRAM Noise Margin and Individual Cell Transistors Variability by Using Device-Matrix-Array," Hiramoto *et al.* present direct measurements of noise margin, characteristics of

Digital Object Identifier 10.1109/TED.2011.2160884

six individual cell transistors, and their variability in SRAM cells using a special device-matrix-array test element group of 16-Kbit SRAM cells. Their results indicate that the circuit simulation with only the threshold variability taken into account will not predict SRAM stability precisely at low supply voltage.

We arranged the 11 contributed papers into two groups as follows: 1) New Model Developments and 2) Characterization and Reliability Aspects of Variability.

Group 1: New Model Developments

This group of six papers covers new model developments, including process, device, and compact models, devoted to variability.

- 1) In "Statistical Enhancement of the Evaluation of Combined RDD and LER-Induced V_T Variability: Lessons from 10⁵ Sample Simulations," Reid *et al.*, report on the statistical threshold voltage variability in a state-of-theart n-Channel MOSFET. They are the first to include the combined effect of random discrete dopants and line-edge roughness and demonstrate that the resulting distribution is nonnormal. They are able to analyze up to 100 000 devices by deploying computationally efficient statistical enhancement techniques.
- 2) In "An approach based on sensitivity analysis for the evaluation of process variability in nanoscale MOSFETs," Bonfiglio *et al.* propose an interesting approach to evaluate the effects of line-edge roughness, surface roughness, and random dopant distribution on the threshold voltage dispersion in nanoscale MOSFETs. They use parameter sensitivity analyses performed by means of a limited number of technology computer-aided design simulations or analytical modeling.
- 3) In "A comparative study of surface-roughness-induced variability in silicon nanowire and double-gate FETs," Pala *et al.*, present a full quantum analysis based on the 3-D self-consistent solution of the Poisson–Schrödinger equation within the nonequilibrium Green's function formalism and solved with a coupled-mode-space approach. They use this approach to calculate the effect of surface roughness at the Si/SiO2 interfaces on transport properties of quasi-1-D- and quasi-2-D-silicon nanodevices by comparing the electrical performances of nanowire and double-gate FETs.
- 4) In "Grain-Orientation Induced Quantum Confinement Variation in Multi-Gate Ultra-Thin Body CMOS Devices and Implications for Digital Circuit Design," Rasouli *et al.* identify a new source of random threshold voltage variation, i.e., "grain-orientation induced quantum confinement" in emerging ultrathin body metal-gate CMOS devices. These effects arise from the dependence of the work function of the metal gates on the grain orientations and cause different parts of the gate in multigate CMOS devices to feature different work-function values.
- 5) In "Statistical Threshold-Voltage Variability in Scaled Deca-Nanometer Bulk HKMG MOSFETs: a Fully Scaled 3D Simulation Scaling Study," Wang *et al.* present a comprehensive fully scaled 3-D simulation scaling study of the statistical threshold voltage variability in bulk high- κ /metal-gate (HKMG) MOSFETs with gate lengths down

to 13 nm. They include metal-gate granularity and the corresponding work-function-induced threshold voltage variability, which have become important sources of statistical variability in bulk HKMG MOSFETs.

6) In "Compact Modeling of Variability Effects in Nanoscale NAND Flash Memories," Spessot *et al.* present a thorough investigation of the main variability effects in nanoscale NAND Flash memory devices and consider their impact on device operation by means of a statistical compact model for the memory array.

Group 2: Characterization and Reliability Aspects of Variability

The final five papers cover several characterization and reliability aspects of variability.

- In "Low Frequency Noise Investigation and Noise Variability Analysis in High-κ Metal Gate 32nm CMOS Transistors," Lopez *et al.* report on the low-frequency noise (LFN) of high-κ/metal stack *n* and *p*-MOS transistors. Their results obtained on the 32-nm CMOS technology, including LFN spectra, indicate that carrier number fluctuation is the main noise source for both *n* and *p*-MOS devices.
- 2) In "Investigation on Variability in Metal-Gate Si Nanowire MOSFETs: Analysis of Variation Sources and Experimental Characterization," Wang *et al.* study the characteristic variability in gate-all-around Si nanowire (NW) MOSFETs and include detailed discussions on specific sources of NW cross-sectional shape variation, random dopant fluctuation in NW source/drain extension regions, and NW line-edge roughness.
- 3) In "On the Variability in Planar FDSOI Technology: From MOSFETs to SRAMs," Mazurier *et al.* report a variability analysis of MOSFET threshold voltage (Vth) on static random access memory devices noise margin in fully depleted silicon-on-insulator technology and demonstrate a very low Vth variability.
- 4) In "A 3-D Physical Model for Vth Variations Considering the Combined Effect of NBTI and RDF," Panagopoulos *et al.* use the stochastic differential equation to investigate the combined effects of random dopant fluctuation and negative bias temperature instability due to hot carriers on Vth.
- 5) In "Impact of Hot Carriers on *n*-MOSFET variability in 45 nm and 65 nm CMOS Technologies," Magnone *et al.* examine the impact of hot carriers (HCs) on n-channel metal–oxide–semiconductor (MOS) field-effect transistor mismatch across the 45-nm and 65-nm complementary MOS technology generations. Their reported statistical analysis is based on a large overall sample population of about 1000 transistors. They find that HC stress becomes a source of variability in device electrical parameters due to the randomly generated charge traps in the gate dielectric or at the substrate/dielectric interface.

ACKNOWLEDGMENT

The members of the IEEE Electron Devices Society (EDS) Technology Computer-Aided Design Technical Committee and guest editors for this Special Issue would like to thank the authors for their work in submitting and revising their manuscripts. We would also wish to express our deepest gratitude to our reviewers for their efforts and dedication. This issue would not have been possible without their expert advice. The supporting and patient work from J. A. Marsh of the EDS Office is also deeply appreciated.

> ENRICO SANGIORGI, *Guest Editor* University of Bologna 40100 Bologna, Italy

ASEN ASENOV, *Guest Editor* Glasgow University G12 8QQ Glasgow, U.K.

HERBERT S. BENNETT, *Guest Editor* National Institute of Standards and Technology Gaithersburg, MD 20899 USA

ROBERT W. DUTTON, *Guest Editor* Stanford University Stanford, CA 94305 USA DAVID ESSENI, *Guest Editor* University of Udine 33100 Udine, Italy

MARTIN D. GILES, *Guest Editor* Intel Corporation Hillsboro, OR 97124 USA

MASAMI HANE, *Guest Editor* Renesas Electronics Corporation 252-5298 Sagamihara, Japan

KENJI NISHI, *Guest Editor* Kinki University Technical College 518-0459 Mie, Japan

JEEWIKA RANAWEERA, *Guest Editor* Oracle Corporation Santa Clara, CA 95054 USA

SIEGFRIED SELBERHERR, *Guest Editor* Technical University of Vienna 1040 Wien, Austria



Enrico Sangiorgi (S'85–M'85–SM'01–F'05) received the Laurea degree in electrical engineering from the University of Bologna, Bologna, Italy, in 1979.

In 1983, 1984, and 1991, he was a Visiting Scientist with the Center for Integrated Systems, Stanford University, Stanford, CA. From 1985 to 2001, he was a Consultant of Bell Laboratories, Murray Hill, NJ, where he was a Resident Visitor for more than three years. In 1993, he was appointed Full Professor of electronics at the University of Udine, Udine, Italy, where he started the Electrical Engineering Program and the Microelectronic Group. In 2002, he joined the University of Bologna, where he is currently in charge of the Nano–microelectronics Group of the Second School of Engineering in the satellite campuses at Cesena and Forlì. Since 2005, he has been the Director of Consorzio Nazionale Interuniversitario per la Nanoeletronica Italian Universities Nanoelectronic Team (IU.NET), a legal consortium grouping nine university groups active in the field of nanoelectronics. In 2005, he was appointed member of MEDEA+ (now CATRENE) Scientific Committee. Since 2006, he has been the Vice-Chairman of the Scientific

Community Council of the European Nanoelectronics Initiative Advisory Council (ENIAC). In 2007, he has been appointed member of the Steering Board of AENEAS, the European Association that will launch the Joint Technology Initiative of the ENIAC European Technology Platform. In 2008, he has been appointed Dean of the Second School of Engineering and Chief Executive Officer of Rinnova S.r.l., a new company founded by the University of Bologna and the Foundations of the cities of Forlì and Cesena, aiming to bring research and innovation to SME's. He is the author or coauthor of 33 papers presented at the International Electron Device Meeting (IEDM) Conference and more than 250 papers on major journals and conference proceedings. His research interests, which were developed in cooperation with research centers and companies such as Bell Laboratories, Philips, Infineon Tech., ST Microelectronics, IMEC, and CEA-LETI, include the physics, characterization, modeling, and fabrication of silicon solid-state devices and integrated circuits. In particular, he has been working on several aspects of device scaling, its technological, physical, and functional limits, as well as device reliability for silicon CMOS and bipolar transistors. In order to tackle and eventually overcome the hurdles of device scaling, down to the ultimate physical and technological limits, he has devised and developed several original concepts and methods in the characterization and modeling of nanoscale silicon devices.

Mr. Sangiorgi is a Fellow of the IEEE, Distinguished Lecturer of the Electron Device Society, Chairman of the Electron Device Society Technology Computer-Aided Design Technical Committee. From 1994 to 2009, he was an Editor of IEEE ELECTRON DEVICE LETTERS. He has been a Guest Editor of several special issues on major scientific journals such as IEEE TRANSACTIONS ON ELECTRON DEVICES and SOLID-STATE ELECTRONICS. He has been a member of the Technical Committees of several International Conferences on Electron Devices: International Electron Devices Meeting ('91–96; '04–'06), European Solid-State Device Research Conference ('99-present), INFOS ('95-03), ULIS ('00–'08), etc. He has been involved in several European Projects of the 5, 6, and now 7 FP with management responsibilities, and he has acted as a Project Reviewer for the European Commission.



Asen Asenov (FIEEE, FRSE) received the M.Sc. degree in solid-state physics from Sofia University, Sofia, Bulgaria, in 1979 and the Ph.D. degree in physics from the Bulgarian Academy of Sciences, Sofia, in 1989.

He has ten years of industrial experience as the Head of the Process and Device Modeling Group in the Institute of Microelectronics, Sofia University, where, in 1986, he was leading the development of one of the first integrated process and device CMOS simulators IMPEDANCE. In 1989–1991, he was a Visiting Professor with the Physics Department, Technical University of Munich, Munich, Germany. He joined the Department of Electronics and Electrical Engineering, Glasgow, University of Glasgow, in 1991, and served as the Head of the department from 1999 to 2003. As a James Watt Professor of electrical engineering and a Leader of the Glasgow Device Modeling Group, he directs the development of 2-D and 3-D quantum–mechanical, Monte Carlo, and classical device simulators and their application in the design of advanced and novel CMOS devices. He has pioneered the simulations of statistical variability in nanoscale CMOS devices,

including random dopants, interface roughness, line-edge roughness, and gate stack granularity. He has published more than 570 papers and more than 160 invited talks in the aforementioned areas.

Dr. Asenov is a Fellow of IEEE, a member of the IEEE Electron Devices Society Technology Computer-Aided Design Committee and the BP Fellowship Committee, and a Fellow of the Royal Academy of Scotland. He is also a Cofounder, Chief Executive Officer, and Director of Gold Standard Simulations Ltd. www.goldstandardsimulations.com). He was a coauthor of European Nanoelectronics Advisory Council Strategic Research Agenda. He acted on behalf of the European Commission (EC) as a reviewer of more than 15 EC projects and as an evaluator of several FP5, FP6, and FP7 calls. He has been a general chair, cochair, and Technical Planning Committee chair for many international conferences and workshops.



Herbert S. Bennett (M'72–SM'85–F'97–LF'05) received the A.B. and Ph.D. degrees from Harvard University, Cambridge, Massachusetts and the M.S. degree from the University of Maryland, College Park.

He is a Fellow and an Executive Advisor with the National Institute of Standards and Technology (NIST), Gaithersburg, MD. He has more than 35 years of experience in international standards and measurements for figures of merit of electronic, magnetic, and optical devices and materials. He has held management and research positions with NIST and management positions with the U.S. Department of Commerce and the National Science Foundation. He was appointed a Science and Technology Fellow in the Department of Commerce for 1971 and 1972. He was the Director of the Division of Materials Research, National Science Foundation, from 1978 to 1980. At the request of Congressional Committees, he has appeared before them to provide testimonies on materials research. He has written over 190 archival technical publications on topics such as magnetic phase transitions in semiconductors and insulators, the Faraday

effect, color centers in ionic crystals, damage mechanisms in laser materials, semiconductor device physics, optoelectronics, video technologies, quantitative medical imaging, and nanoscale contacts and interconnects. He is currently promoting improved standards and measurements for *more than Moore* applications of nanoelectronics and for quantitative medical imaging modalities such as those used in telemedicine applications and those used to assess bone health. He has contributed to many international technology roadmaps and cofounded the RF and AMS Technical Working Group and the MEMS Technical Working Group of the International Technology Roadmap for Semiconductors.

Dr. Bennett is an IEEE Life Fellow and a Fellow of the American Physical Society. He is a Charter Member of the U.S. Senior Executive Service. He was the Chairman of the 1994 International Conference on Numerical Modeling of Processes and Devices and helped unify three international conferences called NUPAD, VPAD, VLSI Process and Device Modeling, and Simulation of Semiconductor Devices and Processes into one international meeting called Simulation of Semiconductor Processes and Devices. He served as an Elected Member of the IEEE Electron Devices Society (EDS) Administrative Committee (AdCom) from 1995 to 2000. He established the EDS AdCom Compound Semiconductor Devices and Circuits Technical Committee and served as its Chairman from 1997 to 2004. He currently serves on the EDS Awards, EDS Publications, EDS Optoelectronic Devices Technical, and EDS Technology for Computer-Assisted Design Committees. He has been an IEEE EDS Distinguished Lecturer since 2002. He was a member of the IEEE Standards Association Committee 1650 on Carbon Nanotubes that wrote the IEEE Standard 1650 titled "IEEE Standard Test Methods for Measurement of Electrical Properties of Carbon Nanotubes," IEEE STD 1650-2005. The IEEE Nanotechnology Council sponsored IEEE STD 1650. He was the sole U.S. representative to the International Electrotechnical Commission (IEC) Advisory Board on Nanotechnologies from 2003 to 2005 that recommended the establishment of a new IEC Technical Committee TC 113 on nanoelectrotechnologies (IEC TC 113). He currently is one of the five members of the IEC TC 113 Chairman's Advisory Group (CAG). In 2008, he led the NIST-IEC TC 113 International Survey to establish priorities for standards development and measurements for electrical and electronic products and systems with functionalities enabled by nanotechnologies. This survey identified those nanotechnology areas for which standards are needed now to accelerate innovation and commercialization of emerging technologies. Since 2007, he has been a member of the American National Standards Institute Accredited U.S. Technical Advisory Group to the International Standards Organization (ISO) TC 229 on nanotechnologies. He was a recipient of the U.S. Commerce Department's Bronze Medal for Superior Federal Service and the State of Maryland's Outstanding Young Scientist Award.



Robert W. Dutton received the B.S., M.S., and Ph.D. degrees from the University of California, Berkeley, in 1966, 1967, and 1970, respectively.

He is a Professor of electrical engineering with Stanford University, Stanford, CA and Director of the Integrated Circuits Laboratory. He has held summer staff positions at Fairchild, Bell Telephone Laboratories, Hewlett-Packard, IBM Research, and Matsushita in 1967, 1973, 1975, 1977, and 1988, respectively. His research interests focus on integrated-circuit process, device, and circuit technologies, particularly the use of computer-aided design (CAD) in device scaling and for radio-frequency applications.

Dr. Dutton has published more than 200 journal articles and has been able to teach more than four dozen doctorate students and made them graduate. He was an Editor of the IEEE CAD Journal (1984–1986). He was elected to the National Academy of Engineering in 1991. He was a recipient of the 1987 IEEE J. J. Ebers and the 1996 Jack Morton Awards, the 1988 Guggenheim Fellowship to study in Japan, the C&C Prize (Japan) in 2000, the Career Achievement Award

(2005) from the Semiconductor Industry Association (SIA) for sustained contributions in support of research that is critical to SIA needs, the Phil Kaufman Award in 2006, and the IEEE Education Award in 2008.



David Esseni received the Ph.D. degree in electronic engineering from the University of Bologna, Bologna, Italy, in 1998. During year 2000, he was a Visiting Scientist with Bell Laboratories–Lucent Technologies, Murray Hill, NJ.

Since 2005, he has been an Associate Professor with the University of Udine, Udine, Italy. In the field of nonvolatile memory (NVM) devices, he has worked on the low-voltage and substrateenhanced hot electron phenomena and on several aspects of Flash EEPROM memory devices, including innovative programming techniques and reliability issues related to the statistical distribution of the stress-induced leakage current. In the framework of CMOS technologies, he has been involved in several activities concerning experimental characterization and modeling of mobility in silicon, strained-silicon, and germanium transistors with both planar and innovative devices, such as graphene-based and tunnel FETs, as well as to quantum transport in the nonequilibrium Green's function formalism. His research interests are mainly focused on the

characterization, modeling, and reliability of MOS transistors and NVM.

Dr. Esseni has served or is serving as a member of the Technical Committee of the International Electron Devices Meeting, the European Solid-State Device Research Conference (ESSDERC), and the International Reliability Physics Symposium. He is the Chairman for the subcommittee "Modeling and Simulations" of the ESSDERC 2011. He is the Associate Editor of IEEE TRANSACTIONS ON ELECTRON DEVICES (T-ED) and has been one of the guest editors of two special issues of IEEE T-ED devoted to the simulation and modeling of nanoelectronic devices and to the characterization and modeling of the variability, respectively. He is a coauthor of the book *Nanoscale MOS Transistors: Semi-Classical Transport and Application*.



Martin D. Giles (S'82–M'84–SM'97–F'06) received the B.A. and M.A. degrees in natural sciences from Cambridge University, Cambridge, U.K., in 1981 and 1985, respectively, and the M.S.E.E. and Ph.D. degrees from Stanford University, Stanford, CA, in 1983 and 1984, respectively.

From 1984 to 1990, he was a member of the VLSI Device Analysis and Simulation Group, AT&T Bell Laboratories. From 1990 to 1994, he was an Assistant Professor with the Electrical Engineering and Computer Science Department, University of Michigan, working on silicon process modeling and related topics. In 1994, he joined the Technology Computer-Aided Design Department, Intel Corporation, where he became the Program Manager of the Process and Device Modeling Group. He is currently a Senior Principal Engineer with the Process Technology Modeling Department, Intel Corporation, Hillsboro, OR. He is the author or coauthor of more than 70 published journals and conference papers, and he is the holder 11 patents. His current research interests include process technology variation effects on devices and circuits and

modeling of advanced device technologies.

Dr. Giles is a Fellow of the IEEE and a member of the IEEE Electron Devices Society Technical Committee on Technology Computer-Aided Design.



Masami Hane (M'00) received the M.S. degree in electrical engineering and the Ph.D. degree from Keio University, Yokohama, Japan, in 1987 and 2003, respectively.

In 1987, he joined the Microelectronics Research Laboratories, NEC Corporation, Kawasaki, Japan. In 1993–1994, he was a Visiting Scholar with Stanford University, Stanford, CA. In 1996–1999, he concurrently served as SELETE 3-D-technology computer-aided design project member in Japan. In 2008–2010, he was one of the project leaders of IBM Albany Nanotech, Albany, NY, as an Assignee of Renesas Electronics Corporation. Since 1987, he has been engaged in ULSI/device modeling and scaled-CMOS technology research and development. Currently, he is a Senior Manager in LSI Research Laboratory, Renesas Electronics Corporation, Tokyo, Japan. He is a member of the IEEE Electron Devices Society and the Japan Society of Applied Physics. He has also served in the International Conference on Simulation of Semiconductor Processes and Devices as a Conference Chair in 2005 and in the International Electron Device Meeting as a member of the Executive Committee in 2008–2010.



Kenji Nishi received the degree from Tokyo University, Tokyo, Japan.

He joined OKI Electric Industry, Tokyo, in 1973. After working for logic simulation of largescale integration and device development of bipolar transistors at OKI, he has been engaged in semiconductor simulation since 1979. He was a leader of enexss, which is a 3-D simulation system, from 1999 to 2003. Since 2003, he has been a Professor with Kinki University Technical College, Nabari, Japan.

Mr. Nishi was a recipient of an IEEE fellowship for his work on software development and modeling of semiconductor processes and devices in 2001.



Jeewika Ranaweera (S'93–M'99–SM'10) received her B.Sc. degree in Computer Science from ISPJAE in Havana, Cuba, and her M.A.Sc. and Ph.D. degrees in Electrical and Computer Engineering from the University of Toronto, Toronto, Canada, in 1995 and 1999 respectively.

She is a member of the Advanced Technology team at Oracle Corporation that develops high speed Microprocessors. Prior to that she was at Sun Microsystems and at Actel Corporation. She is involved in foundry interface, data analysis with emphasis on failure predictions and product performance, innovative Design for Manufacturability (DFM) solutions implementing layout effect validation methods to enhance yield and product tape-out methodology.

Dr. Ranaweera is a Senior Member of IEEE, a member of the IEEE EDS GOLD Committee, a member of the IEEE Electron Device Society Technology Computer-Aided Design Committee and an Editor for Special Technical Issues on IEEE EDS. She has authored or co-authored many papers published in technical journals or presented at international conferences. She is the holder of a number of U.S. patents.



Siegfried Selberherr (M'79–SM'84–F'93) was born in Klosterneuburg, Austria, in 1955. He received the degree of *Diplomingenieur* in electrical engineering and the doctoral degree in technical sciences from the *Technische Universität Wien* in 1978 and 1981, respectively. Dr. Selberherr has been holding the *venia docendi* on computer-aided design since 1984. Since 1988 he has been the Chair Professor of the *Institut für Mikroelektronik*. From 1998 to 2005 he served as Dean of the *Fakultät für Elektrotechnik und Informationstechnik*. Prof. Selberherr published more than 250 papers in journals and books, where more than 80 appeared in TRANSACTIONS OF THE IEEE. He and his research teams achieved more than 750 articles in conference proceedings of which more than 100 have been with an invited talk. Prof. Selberherr authored two books and co-edited 25 volumes, and he supervised, so far, more than 90 dissertations. His current research interests are modeling and simulation of problems for microelectronics engineering.