Transport model in n/sup ++/-poly/SiO/sub x//SiO/sub 2//p-sub MOS capacitors for low-voltage nonvolatile memory applications | IEEE Journals & Magazine | IEEE Xplore