Multichip module technology at MCC

Wafer-scale interconnect problems and technological and cost objectives for multichip modules are examined. The performance potential of multichip packaging is discussed. Cu polyimide interconnect technology is discussed. Some problems and limitations in multichip packaging are described. Module connectors and cooling technology are discussed.<
>