1 Introduction
The design of reliable circuits is becoming increasingly challenging with scaled CMOS technologies. Aggressive scaling of oxide thickness has led to large vertical electric fields in MOSFET devices, making oxide breakdown a critical issue. The high field may also lead to significant threshold voltage shift over time induced by Negative-Bias Temperature-Instability (NBTI), thus creating additional uncertainty in the device behavior [1].