I. Introduction
During immunity testing voltages and currents are superimposed onto the normal voltages caused by the operation of the system. In digital circuits this can lead to bit flips or added jitter, in analog system it disturbs the signal. Using scanning methods [1] it is possible to identify the sensitive nets. As next step the voltages of the critical nets need to be measured while disturbing the system using e.g., ESD.