Independent gate skewed logic in double-gate SOI technology

Independent gate control of double gate SOI devices (D. Fried, 2003 and L. Mathew, 2004) can be effectively exploited to improve performance and reduce power in sub-50nm circuits. In this paper, we have proposed a skewed logic style using independent gate operation of double gate SOI devices.