Modeling multiple-input floating-gate transistors for analog signal processing

A simple equivalent circuit model for the simulation of circuits with multiple-input floating-gate transistors is presented. This model avoids convergence problems associated with floating nodes with conventional circuit simulators like SPICE. The model is verified experimentally with a programmable CMOS inverter.