Generation technique of 500 MHz ultra-high speed algorithmic pattern

This paper describes the pattern generation for testing ultra-high speed memory devices. 500 MHz algorithmic pattern can be generated by parallel operation with 4 pattern generators and arithmetic synthesis supported by a new pattern compiler.