On optimal placement of erasure nodes on a dual bus network | IEEE Conference Publication | IEEE Xplore