Second generation ORCA architecture utilizing 0.5 /spl mu/m process enhances the speed and usable gate capacity of FPGAs | IEEE Conference Publication | IEEE Xplore